thuime / XPEsim
A simulator for RRAM-based neural processor engine.
☆30Updated 6 years ago
Alternatives and similar repositories for XPEsim:
Users that are interested in XPEsim are comparing it to the libraries listed below
- Benchmark framework of synaptic device technologies for a simple neural network☆28Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆20Updated 4 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆195Updated 3 years ago
- Quantized training method for RRAM-based systems.☆12Updated 6 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆14Updated 3 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆21Updated 3 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆158Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆66Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆133Updated 11 months ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆109Updated 6 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆36Updated 5 years ago
- Structured clustering for memristive crossbar based neuromorphic architectures☆14Updated 5 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆61Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆59Updated 9 months ago
- Stochastic Computing for Deep Neural Networks☆30Updated 4 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 5 years ago
- ☆9Updated 5 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆22Updated last month
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆60Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆21Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago