neurosim / MLP_NeuroSim_V1.0Links
Benchmark framework of synaptic device technologies for a simple neural network
☆28Updated 5 years ago
Alternatives and similar repositories for MLP_NeuroSim_V1.0
Users that are interested in MLP_NeuroSim_V1.0 are comparing it to the libraries listed below
Sorting:
- Benchmark framework of synaptic device technologies for a simple neural network☆20Updated 5 years ago
- A simulator for RRAM-based neural processor engine.☆35Updated 7 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆225Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Updated 5 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆181Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆193Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 2 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆42Updated 6 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆134Updated 7 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- a Computing In Memory emULATOR framework☆15Updated last year
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆16Updated 4 years ago
- ☆100Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 11 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆197Updated 8 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Updated 6 years ago
- ReRAM implementation on CNN☆18Updated 7 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆26Updated 4 years ago
- ☆18Updated last year
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- Network on chip based neural network accelerator☆10Updated 4 years ago