sandialabs / cross-simLinks
CrossSim: accuracy simulation of analog in-memory computing
☆161Updated 2 months ago
Alternatives and similar repositories for cross-sim
Users that are interested in cross-sim are comparing it to the libraries listed below
Sorting:
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆46Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆152Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆68Updated 2 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆167Updated 6 months ago
- Benchmark framework of synaptic device technologies for a simple neural network☆206Updated 3 years ago
- Modeling of memristors in LTSpise environment☆29Updated 7 months ago
- A Simulation Framework for Memristive Deep Learning Systems☆155Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- ☆37Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆68Updated last year
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆185Updated 6 years ago
- ReRAM implementation on CNN☆19Updated 6 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆65Updated 2 years ago
- memristor 1T1R array based CNN and ConvLSTM☆71Updated 5 years ago
- Spiking Neural Network RTL Implementation☆57Updated 3 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆27Updated 5 years ago
- A simulator for RRAM-based neural processor engine.☆33Updated 7 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆121Updated 6 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆166Updated last year
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆37Updated 3 years ago
- ☆9Updated 5 years ago
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆28Updated last year
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆65Updated last year
- NeuroPack, a tool for emulating memristor-based neuromorphic architectures☆26Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago