sandialabs / cross-simLinks
CrossSim: accuracy simulation of analog in-memory computing
☆169Updated 3 months ago
Alternatives and similar repositories for cross-sim
Users that are interested in cross-sim are comparing it to the libraries listed below
Sorting:
- A Simulation Framework for Memristive Deep Learning Systems☆157Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆207Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆157Updated last year
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆59Updated 2 weeks ago
- Modeling of memristors in LTSpise environment☆32Updated 9 months ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆174Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆170Updated 7 months ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- ☆40Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆186Updated 6 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆123Updated 6 years ago
- memristor 1T1R array based CNN and ConvLSTM☆70Updated 6 years ago
- Spiking Neural Network RTL Implementation☆58Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated 4 months ago
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆50Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆60Updated 2 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- ☆90Updated 5 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆68Updated 2 years ago
- I will share some useful or interesting papers about neuromorphic processor☆25Updated 5 months ago
- ☆47Updated last year
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆74Updated 2 weeks ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆23Updated last year
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago