sandialabs / cross-sim
CrossSim: accuracy simulation of analog in-memory computing
☆114Updated 2 months ago
Related projects: ⓘ
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆104Updated 7 months ago
- A Simulation Framework for Memristive Deep Learning Systems☆134Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆126Updated 4 months ago
- ☆34Updated 2 years ago
- Modeling of memristors in LTSpise environment☆16Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆50Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆71Updated 2 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆174Updated 2 years ago
- memristor 1T1R array based CNN and ConvLSTM☆61Updated 5 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆102Updated 5 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆152Updated 5 years ago
- ReRAM implementation on CNN☆17Updated 5 years ago
- NeuroPack, a tool for emulating memristor-based neuromorphic architectures☆22Updated last year
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆133Updated 10 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆25Updated last year
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆28Updated 2 years ago
- ☆81Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆40Updated 4 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆31Updated 6 months ago
- Spiking Neural Network RTL Implementation☆41Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆54Updated last year
- ☆8Updated 4 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆33Updated 4 years ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆15Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆19Updated 4 years ago
- Fully opensource spiking neural network accelerator☆119Updated last year
- Stochastic Computing for Deep Neural Networks☆28Updated 3 years ago