Open-Source Posit RISC-V Core with Quire Capability
☆69May 4, 2026Updated this week
Alternatives and similar repositories for PERCIVAL
Users that are interested in PERCIVAL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- Posit Arithmetic Cores generated with FloPoCo☆29Jun 25, 2024Updated last year
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆44May 5, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- Universal number Posit HDL Arithmetic Architecture generator☆70Jun 24, 2019Updated 6 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Sigmoid Numbers for Julia☆89Jan 23, 2018Updated 8 years ago
- Large collection of number systems providing custom arithmetic for mixed-precision algorithm development and optimization for AI, Machine…☆494Updated this week
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated last year
- How to use node-local MPI rank IDs to manually map MPI ranks to GPUs☆14Apr 22, 2020Updated 6 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Julia Implementation of Unums☆41Feb 19, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog for Julia☆51Apr 18, 2017Updated 9 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Beyond Floating Point - Posit C/C++ implementation☆302May 23, 2024Updated last year
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- A Rust implementation of the posit number system☆33Dec 8, 2018Updated 7 years ago
- c++ posit implementation☆45Aug 7, 2023Updated 2 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Hastlayer-compatible arithmetics package. Includes the .NET implementation of the unum and posit number formats that can be transformed i…☆42Nov 5, 2024Updated last year
- Vector math library using RISC-V vector ISA via C intrinsic☆25Mar 27, 2026Updated last month
- ☆15Mar 9, 2026Updated last month
- posit (unum type III) integrated Numpy☆15Sep 26, 2018Updated 7 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆51Dec 18, 2025Updated 4 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆11Oct 2, 2023Updated 2 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- Characterizer☆35Nov 19, 2025Updated 5 months ago
- ☆136Apr 24, 2026Updated last week
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Open source high performance IEEE-754 floating unit☆94Feb 26, 2024Updated 2 years ago