artecs-group / PERCIVAL
Open-Source Posit RISC-V Core with Quire Capability
☆44Updated this week
Related projects ⓘ
Alternatives and complementary repositories for PERCIVAL
- PACoGen: Posit Arithmetic Core Generator☆64Updated 5 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆15Updated 6 years ago
- The specification for the FIRRTL language☆46Updated this week
- ☆52Updated 2 years ago
- Next generation CGRA generator☆106Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆35Updated last year
- high-performance RTL simulator☆140Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- Chisel library for Unum Type-III Posit Arithmetic☆32Updated 7 months ago
- ☆36Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- A SystemVerilog source file pickler.☆51Updated last month
- Hardware generator debugger☆71Updated 9 months ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆93Updated 7 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- 👾 Design ∪ Hardware☆72Updated 2 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆118Updated 5 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆52Updated 5 years ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- Debuggable hardware generator☆67Updated last year
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- ☆76Updated 7 months ago
- A configurable SRAM generator☆40Updated this week