Open-Source Posit RISC-V Core with Quire Capability
☆73May 4, 2026Updated 5 months ago
Alternatives and similar repositories for PERCIVAL
Users that are interested in PERCIVAL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PositNN - Framework for training and inference with neural nets usings posits☆21Aug 17, 2026Updated 2 months ago
- Posit Arithmetic Cores generated with FloPoCo☆31May 8, 2026Updated 5 months ago
- PACoGen: Posit Arithmetic Core Generator☆83Aug 16, 2019Updated 7 years ago
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated 2 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆46May 5, 2023Updated 3 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆72Jun 24, 2019Updated 7 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Large collection of number systems providing custom arithmetic for mixed-precision algorithm development and optimization for AI, Machine…☆505Updated this week
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 10 months ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 6 years ago
- ☆11Oct 28, 2021Updated 5 years ago
- A Rust implementation of the posit number system☆32Dec 8, 2018Updated 7 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- posit (unum type III) integrated Tensorflow.☆11Aug 24, 2019Updated 7 years ago
- Verilog for Julia☆52Apr 18, 2017Updated 9 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 6 months ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 9 years ago
- Julia Implementation of Unums☆42Feb 19, 2017Updated 9 years ago
- Vector math library using RISC-V vector ISA via C intrinsic☆26Mar 27, 2026Updated 7 months ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆41Oct 5, 2026Updated 3 weeks ago
- ☆36Dec 22, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- How to use node-local MPI rank IDs to manually map MPI ranks to GPUs☆15Apr 22, 2020Updated 6 years ago
- Drop-in replacement for IEEE Float☆42Jun 4, 2020Updated 6 years ago
- ☆167Jun 8, 2026Updated 4 months ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated last month
- c++ posit implementation☆45Aug 7, 2023Updated 3 years ago
- Characterizer☆40Aug 26, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Analog and power building blocks for sky130 pdk☆23Mar 3, 2021Updated 5 years ago
- ☆11Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- ☆10Nov 2, 2023Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week