artecs-group / PERCIVALView external linksLinks
Open-Source Posit RISC-V Core with Quire Capability
☆69Jan 31, 2025Updated last year
Alternatives and similar repositories for PERCIVAL
Users that are interested in PERCIVAL are comparing it to the libraries listed below
Sorting:
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- PACoGen: Posit Arithmetic Core Generator☆76Aug 16, 2019Updated 6 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Sigmoid Numbers for Julia☆88Jan 23, 2018Updated 8 years ago
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 2 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆69Jun 24, 2019Updated 6 years ago
- Julia Implementation of Unums☆42Feb 19, 2017Updated 8 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 8 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Large collection of number systems providing custom arithmetic for mixed-precision algorithm development and optimization for AI, Machine…☆485Updated this week
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 10 months ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- ☆14Mar 26, 2025Updated 10 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Example of how to use UVM with Verilator☆36Dec 1, 2025Updated 2 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Beyond Floating Point - Posit C/C++ implementation☆301May 23, 2024Updated last year
- SoC for muntjac☆12Jun 18, 2025Updated 7 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Characterizer☆31Nov 19, 2025Updated 2 months ago
- A posit arithmetic emulator.☆54Jun 23, 2024Updated last year
- For CPU experiment☆14Feb 23, 2021Updated 4 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆41Mar 24, 2021Updated 4 years ago
- ☆127Aug 14, 2025Updated 5 months ago
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 3 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆208Oct 28, 2025Updated 3 months ago
- HYF's high quality verilog codes☆16Dec 25, 2024Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- ☆17Feb 10, 2018Updated 8 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated 2 weeks ago
- Drop-in replacement for IEEE Float☆42Jun 4, 2020Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Jul 11, 2025Updated 7 months ago