Open-Source Posit RISC-V Core with Quire Capability
☆72May 4, 2026Updated 4 months ago
Alternatives and similar repositories for PERCIVAL
Users that are interested in PERCIVAL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PositNN - Framework for training and inference with neural nets usings posits☆21Aug 17, 2026Updated last month
- PACoGen: Posit Arithmetic Core Generator☆83Aug 16, 2019Updated 7 years ago
- Posit Arithmetic Cores generated with FloPoCo☆31May 8, 2026Updated 4 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated 2 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 9 months ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆72Jun 24, 2019Updated 7 years ago
- Sigmoid Numbers for Julia☆89Jan 23, 2018Updated 8 years ago
- Large collection of number systems providing custom arithmetic for mixed-precision algorithm development and optimization for AI, Machine…☆501Updated this week
- softfloat and softposit in Python☆15Aug 2, 2019Updated 7 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- Verilog for Julia☆52Apr 18, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 9 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Beyond Floating Point - Posit C/C++ implementation☆302May 23, 2024Updated 2 years ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- A posit arithmetic emulator.☆57Jun 23, 2024Updated 2 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Updated this week
- A Rust implementation of the posit number system☆33Dec 8, 2018Updated 7 years ago
- c++ posit implementation☆45Aug 7, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- ☆164Jun 8, 2026Updated 3 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- SRAM☆24Sep 6, 2020Updated 6 years ago
- pure cpp implementation of softposit (soft posit)☆34Oct 13, 2020Updated 5 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- Vector math library using RISC-V vector ISA via C intrinsic☆26Mar 27, 2026Updated 5 months ago
- posit (unum type III) integrated Numpy☆15Sep 26, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆70Sep 2, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆639Sep 14, 2026Updated last week
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year
- Characterizer☆39Aug 26, 2026Updated 3 weeks ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆53Dec 18, 2025Updated 9 months ago