Open-Source Posit RISC-V Core with Quire Capability
☆70May 4, 2026Updated last month
Alternatives and similar repositories for PERCIVAL
Users that are interested in PERCIVAL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- Posit Arithmetic Cores generated with FloPoCo☆29May 8, 2026Updated last month
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 6 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆71Jun 24, 2019Updated 6 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Sigmoid Numbers for Julia☆89Jan 23, 2018Updated 8 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- How to use node-local MPI rank IDs to manually map MPI ranks to GPUs☆14Apr 22, 2020Updated 6 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Julia Implementation of Unums☆42Feb 19, 2017Updated 9 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog for Julia☆51Apr 18, 2017Updated 9 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Beyond Floating Point - Posit C/C++ implementation☆302May 23, 2024Updated 2 years ago
- A library for working with the posit number type.☆16Nov 2, 2020Updated 5 years ago
- A posit arithmetic emulator.☆55Jun 23, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- SRAM☆24Sep 6, 2020Updated 5 years ago
- pure cpp implementation of softposit (soft posit)☆34Oct 13, 2020Updated 5 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hastlayer-compatible arithmetics package. Includes the .NET implementation of the unum and posit number formats that can be transformed i…☆42Nov 5, 2024Updated last year
- Vector math library using RISC-V vector ISA via C intrinsic☆25Mar 27, 2026Updated 2 months ago
- ☆16May 6, 2026Updated last month
- posit (unum type III) integrated Numpy☆15Sep 26, 2018Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆613May 26, 2026Updated 2 weeks ago
- ☆10Nov 2, 2023Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆52Dec 18, 2025Updated 5 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆11Oct 2, 2023Updated 2 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- Characterizer☆37May 26, 2026Updated 2 weeks ago
- ☆140Jun 8, 2026Updated last week
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Open source high performance IEEE-754 floating unit☆96Feb 26, 2024Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year