artecs-group / PERCIVAL
Open-Source Posit RISC-V Core with Quire Capability
☆56Updated 3 months ago
Alternatives and similar repositories for PERCIVAL
Users that are interested in PERCIVAL are comparing it to the libraries listed below
Sorting:
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- ☆61Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- The multi-core cluster of a PULP system.☆92Updated this week
- Floating point modules for CHISEL☆32Updated 10 years ago
- Chisel RISC-V Vector 1.0 Implementation☆96Updated last week
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆40Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆63Updated 11 months ago
- ☆55Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- The specification for the FIRRTL language☆54Updated last week
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- ☆36Updated 2 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 8 months ago
- Next generation CGRA generator☆111Updated this week
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 10 months ago
- M-extension for RISC-V cores.☆30Updated 5 months ago
- SystemVerilog frontend for Yosys☆103Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆56Updated 3 months ago
- ☆93Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆72Updated 3 weeks ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆23Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆88Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Xilinx Unisim Library in Verilog☆77Updated 4 years ago