Alternatives and similar repositories for ics2021

Users that are interested in ics2021 are comparing it to the libraries listed below

• JiazhenZhao02091 / nju-ics2022
  南京大学2022春季pa
  ☆14Updated last year
• ysyx-ta / ysyx-slides
  ☆29Updated last week
• ISRC-CAS / riscv-isa-manual-cn
  ☆175Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 10 months ago
• 15947470421 / digital_IC_experiment
  我设计了一些数字集成电路的教学实验，供大家学习~
  ☆26Updated 5 months ago
• redlightASl / Notes
  ☆80Updated this week
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆65Updated 2 months ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆281Updated last week
• OSCPU / ysyx-workbench
  ☆151Updated 2 weeks ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆29Updated 2 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆68Updated 2 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆17Updated 6 years ago
• OSCPU / yosys-sta
  ☆72Updated 2 months ago
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆70Updated 5 months ago
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆55Updated last year
• Kristoff-starling / ProjectN-CPU
  Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU
  ☆13Updated 3 years ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆24Updated last month
• USTC-System-Courses / CECS-Lab
  ☆38Updated last year
• zhhangBian / BOOM_chip
  乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四
  ☆14Updated 10 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• DawnCarol / DawnCarol
  ☆194Updated 2 months ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆41Updated 2 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆171Updated 8 months ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 9 months ago
• yizishun / ysyx-framework
  A framework for ysyx flow
  ☆11Updated 7 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• OSCPU / ysyxSoC
  ☆86Updated last month
• SH-Hattrick / NJU-Digital-Circuits-Projects
  NJU Digital Circuits: Projects
  ☆10Updated 4 years ago
• Tan-YiFan / DigitalLogic-Autumn2020
  复旦大学 数字逻辑与部件设计实验 2020秋
  ☆48Updated 3 years ago
• XuanTongYao / XT_RISC-V_Soc
  一个极其简易的RV32I指令集单核MCU，用户级与特权级支持，仅运行机器模式。
  ☆28Updated this week