dimdano / faiss-fpgaLinks
An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search
☆23Updated 5 years ago
Alternatives and similar repositories for faiss-fpga
Users that are interested in faiss-fpga are comparing it to the libraries listed below
Sorting:
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆16Updated 4 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- Fibertree emulator☆12Updated 7 months ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆14Updated 7 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- ☆14Updated 3 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- ☆26Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆95Updated 2 weeks ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- ☆19Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 3 months ago
- ☆15Updated 9 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- agile hardware-software co-design☆48Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago