dimdano / faiss-fpga
An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search
☆23Updated 5 years ago
Alternatives and similar repositories for faiss-fpga:
Users that are interested in faiss-fpga are comparing it to the libraries listed below
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆16Updated 3 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago
- ☆15Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- ☆24Updated 5 years ago
- PTX-EMU is a simple emulator for CUDA program.☆30Updated last year
- Fibertree emulator☆12Updated 4 months ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆13Updated 4 months ago
- Public Release of Stream-Dataflow☆14Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Tacker: Tensor-CUDA Core Kernel Fusion for Improving the GPU Utilization while Ensuring QoS☆21Updated last month
- ☆19Updated 6 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- ☆23Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆87Updated 5 months ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 5 years ago
- A graph linear algebra overlay☆52Updated last year
- A Toy-Purpose TPU Simulator☆15Updated 9 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 6 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆51Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated last week
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Modified version of PyTorch able to work with changes to GPGPU-Sim☆51Updated 2 years ago
- ☆21Updated last month
- ☆19Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- 记录阅读各类paper的想法笔记（关注体系结构，机器学习系统，深度学习，计算机视觉）☆24Updated 5 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 3 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆46Updated last year
- Learn NVDLA by SOMNIA☆33Updated 5 years ago