dimdano / faiss-fpgaLinks
An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search
☆23Updated 5 years ago
Alternatives and similar repositories for faiss-fpga
Users that are interested in faiss-fpga are comparing it to the libraries listed below
Sorting:
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆16Updated 4 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 8 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- Fibertree emulator☆12Updated 7 months ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago
- A Toy-Purpose TPU Simulator☆18Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆19Updated 4 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆27Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- Xilinx Modifications to Halide☆13Updated 4 years ago
- Emulating DMA Engines on GPUs for Performance and Portability☆40Updated 10 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆18Updated 2 years ago
- The quantitative performance comparison among DL compilers on CNN models.☆74Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- ☆26Updated 5 years ago
- ☆19Updated 6 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆34Updated 2 months ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year