dimdano / faiss-fpga
An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search
☆23Updated 5 years ago
Alternatives and similar repositories for faiss-fpga
Users that are interested in faiss-fpga are comparing it to the libraries listed below
Sorting:
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆91Updated last month
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆16Updated 3 years ago
- Fibertree emulator☆12Updated 6 months ago
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆48Updated last year
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- A Toy-Purpose TPU Simulator☆18Updated 11 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- ☆25Updated 5 years ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆18Updated 2 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- ☆19Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆27Updated 3 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 5 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆14Updated 6 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆33Updated last month
- ☆30Updated last month
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago