cohort-project / cohort-soc
Cohort Project
☆14Updated last year
Alternatives and similar repositories for cohort-soc:
Users that are interested in cohort-soc are comparing it to the libraries listed below
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 9 months ago
- ☆26Updated 4 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆61Updated 2 months ago
- ☆48Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆66Updated last week
- ☆29Updated this week
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆22Updated 6 months ago
- ☆40Updated 2 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated last week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- ☆91Updated last year
- CGRA framework with vectorization support.☆29Updated this week
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆20Updated 11 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 3 months ago
- ☆20Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- ☆42Updated 2 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated 2 weeks ago
- Advanced Architecture Labs with CVA6☆56Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated this week
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated 2 weeks ago