cohort-project / cohort-socLinks
Cohort Project
☆18Updated 2 years ago
Alternatives and similar repositories for cohort-soc
Users that are interested in cohort-soc are comparing it to the libraries listed below
Sorting:
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- ☆97Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆31Updated 10 months ago
- ☆59Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆73Updated 2 weeks ago
- ☆35Updated 5 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆42Updated 8 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- Processing in Memory Emulation☆22Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆64Updated 6 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- ☆63Updated 4 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 2 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆48Updated last month
- CGRA Compilation Framework☆87Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆178Updated last week