cohort-project / cohort-socLinks
Cohort Project
☆17Updated last year
Alternatives and similar repositories for cohort-soc
Users that are interested in cohort-soc are comparing it to the libraries listed below
Sorting:
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- ☆53Updated 2 months ago
- ☆44Updated last week
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- Championship Branch Prediction 2025☆43Updated 2 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- ☆20Updated 2 years ago
- ☆30Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆29Updated 7 months ago
- ☆59Updated last week
- ☆91Updated last year
- ☆41Updated 4 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last month
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated last month
- A fast, accurate trace-based simulator for High-Level Synthesis.☆46Updated 2 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- ☆59Updated last month