VHDPlus / VHDPlus_Libraries_and_Examples
This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with future updates.
☆18Updated 11 months ago
Alternatives and similar repositories for VHDPlus_Libraries_and_Examples:
Users that are interested in VHDPlus_Libraries_and_Examples are comparing it to the libraries listed below
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- CRUVI Standard Specifications☆17Updated 8 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆28Updated last month
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated 8 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- ☆15Updated 2 years ago
- Löwe FPGA Board☆12Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆28Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆61Updated 3 months ago
- RV32I single cycle simulation on open-source software Logisim.☆17Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- Portable HyperRAM controller☆51Updated last month