This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with future updates.
☆20Feb 27, 2024Updated 2 years ago
Alternatives and similar repositories for VHDPlus_Libraries_and_Examples
Users that are interested in VHDPlus_Libraries_and_Examples are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Feb 16, 2026Updated last week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- Record and playback a terminal session☆15Feb 4, 2013Updated 13 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆24Mar 15, 2025Updated 11 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- PonyTown Client For Windows☆12Sep 19, 2016Updated 9 years ago
- ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor☆13Dec 13, 2021Updated 4 years ago
- ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently use…☆15Sep 4, 2022Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 3 years ago
- Development Kit☆33Apr 23, 2019Updated 6 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆37Feb 16, 2026Updated last week
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆16Dec 12, 2020Updated 5 years ago
- Cheapest UAC2 using STM32F407+USB3300☆21Feb 26, 2025Updated last year
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆14Sep 13, 2018Updated 7 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 4 months ago
- Hardware Description Language Translator☆18Jan 27, 2026Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Jan 16, 2023Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 weeks ago
- Repository for the rp2040_pmod board from controlpaths devices.☆22Jan 2, 2024Updated 2 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- LatticeMico32 soft processor☆106Oct 10, 2014Updated 11 years ago
- Use a serial port for interaction☆19Feb 18, 2019Updated 7 years ago
- VHDL model of TMS5220 voice synthesizer processor☆24Mar 27, 2023Updated 2 years ago
- Interactive BLE MIDI demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆24Jul 30, 2021Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Feb 11, 2026Updated 2 weeks ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- PCXT by spark2k06 deMiSTified☆20Mar 22, 2024Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Nov 14, 2025Updated 3 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago