Alternatives and similar repositories for circuitsense

Users that are interested in circuitsense are comparing it to the libraries listed below

• bunnie / netlist-checker
  EDIF netlist checker tool
  ☆26Updated 2 years ago
• dteal / gdsiistl
  Converts GDSII files to STL files.
  ☆47Updated 5 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆36Updated 2 years ago
• LaurentCabaret / pyVhdl2Sch
  pyVhdl2sch is a python based VHDL to (pdf) schematic converter
  ☆32Updated 5 years ago
• KenKundert / svg_schematic
  Generate SVG schematics and block diagrams without a mouse.
  ☆28Updated last month
• FOSSEE / Online-NgSpice-Simulator
  Simulate ngSpice netlist on Web
  ☆16Updated 8 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆37Updated last year
• dvc94ch / pycircuit
  Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)
  ☆61Updated 2 years ago
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆14Updated 2 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆57Updated 4 years ago
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆14Updated last year
• ieee-ceda-datc / datc-rdf-calibrations
  ☆18Updated 9 months ago
• QuantaEx / QWallet
  Blockchain Wallet for Coin & ERC20 Tokens
  ☆12Updated 6 years ago
• The-OpenROAD-Project / OpeNPDN
  Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.
  ☆34Updated 2 years ago
• devbisme / kinet2pcb
  Utility to convert a KiCad netlist into a PCBNEW .kicad_pcb file.
  ☆15Updated 11 months ago
• yuchsiao / caplet
  GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.
  ☆22Updated last year
• Anwar-Said / Circuit-Completion-Using-GNNs
  Source code and datasets for Circuit Design Completion using GNNs paper
  ☆10Updated 2 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆80Updated 7 months ago
• The-OpenROAD-Project / SA-PCB
  Annealing-based PCB placement tool
  ☆39Updated 5 years ago
• JakobRat / RALF
  Reinforcement learning assisted analog layout design flow.
  ☆25Updated last year
• jazvw / chip_art
  Convert an image to a GDS format for inclusion in a zerotoasic project
  ☆13Updated 3 years ago
• yash-k99 / vsdsram
  Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
  ☆19Updated 4 years ago
• StefanSchippers / xschem-gaw
  gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms
  ☆15Updated 4 months ago
• martinjankoehler / klayout-pex
  Parasitic Extraction for KLayout
  ☆26Updated this week
• RTimothyEdwards / capiche
  Parasitic capacitance analysis of foundry metal stackups
  ☆15Updated 3 months ago
• phanrahan / loam
  Loam system models
  ☆16Updated 5 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• bluecmd / learn-sky130
  Learning to do things with the Skywater 130nm process
  ☆84Updated 4 years ago