daleysoftware / circuitsenseLinks
Convert hand-drawn electrical circuit diagrams to netlists. CircuitSense can be thought of as the equivalent of handwriting recognition for circuits.
☆16Updated 7 years ago
Alternatives and similar repositories for circuitsense
Users that are interested in circuitsense are comparing it to the libraries listed below
Sorting:
- EDIF netlist checker tool☆26Updated 2 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Updated 5 years ago
- Generate SVG schematics and block diagrams without a mouse.☆30Updated 2 months ago
- Loam system models☆16Updated 5 years ago
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆61Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- RTL-to-Vector-to-GDS☆16Updated 2 weeks ago
- Source code and datasets for Circuit Design Completion using GNNs paper☆10Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Updated 5 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆79Updated 8 years ago
- Utility to convert a KiCad netlist into a PCBNEW .kicad_pcb file.☆14Updated last year
- A Parser for KiCad EESCHEMA netlists.☆23Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Cadence Virtuoso Design Management System☆36Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- Dual FMC FPGA carrier board developed for general purpose use in particle accelerator electronics instrumentation.☆29Updated 3 months ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆57Updated 5 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆26Updated 4 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated last year
- KiCad Python abstraction layer☆31Updated 3 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Updated 8 years ago
- ☆18Updated 10 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆83Updated 9 months ago
- BAG framework☆41Updated last year
- Reinforcement learning assisted analog layout design flow.☆25Updated last year
- Online viewer of Xschem schematic files☆27Updated 9 months ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago