Alternatives and similar repositories for circuitsense

Users that are interested in circuitsense are comparing it to the libraries listed below

• KenKundert / svg_schematic
  Generate SVG schematics and block diagrams without a mouse.
  ☆31Updated 6 months ago
• FOSSEE / Online-NgSpice-Simulator
  Simulate ngSpice netlist on Web
  ☆16Updated 9 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆36Updated 3 years ago
• bunnie / netlist-checker
  EDIF netlist checker tool
  ☆26Updated 3 years ago
• dteal / gdsiistl
  Converts GDSII files to STL files.
  ☆51Updated 5 years ago
• OSCC-Project / AiEDA
  RTL-to-Vector-to-GDS
  ☆54Updated last month
• LaurentCabaret / pyVhdl2Sch
  pyVhdl2sch is a python based VHDL to (pdf) schematic converter
  ☆33Updated 6 years ago
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆22Updated last year
• TinyTapeout / xschem-viewer
  Online viewer of Xschem schematic files
  ☆28Updated 3 weeks ago
• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Updated 5 years ago
• dvc94ch / pycircuit
  Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)
  ☆62Updated 3 years ago
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆34Updated this week
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 3 years ago
• devbisme / kinet2pcb
  Utility to convert a KiCad netlist into a PCBNEW .kicad_pcb file.
  ☆14Updated 2 months ago
• henjo / pyoa
  Donald Amundson's Python interface to OpenAccess IC design data API
  ☆18Updated 15 years ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆38Updated 4 years ago
• klayoutmatthias / calibre2klayout
  A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file
  ☆13Updated 7 years ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆36Updated 7 years ago
• westonb / sky130-analog
  Analog and power building blocks for sky130 pdk
  ☆21Updated 4 years ago
• mineda-support / ICPS2023_5
  ☆59Updated 6 months ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆34Updated 4 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆32Updated 2 weeks ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• mdmfernandes / smoc
  A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.
  ☆12Updated 4 years ago
• LukeVassallo / RL_PCB
  RL_PCB is a novel learning-based method for optimising the placement of circuit components on a Printed Circuit Board (PCB).
  ☆49Updated last year
• yrrapt / analogue_design_example
  An example of analogue design using open source IC design tools
  ☆29Updated 4 years ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆58Updated 2 weeks ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆40Updated last week
• yuchsiao / caplet
  GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.
  ☆24Updated last year
• Anwar-Said / Circuit-Completion-Using-GNNs
  Source code and datasets for Circuit Design Completion using GNNs paper
  ☆10Updated 2 years ago