Alternatives and similar repositories for circuitsense

Users that are interested in circuitsense are comparing it to the libraries listed below

• OSCC-Project / AiEDA
  RTL-to-Vector-to-GDS
  ☆60Updated 2 months ago
• KenKundert / svg_schematic
  Generate SVG schematics and block diagrams without a mouse.
  ☆31Updated 7 months ago
• LaurentCabaret / pyVhdl2Sch
  pyVhdl2sch is a python based VHDL to (pdf) schematic converter
  ☆33Updated 6 years ago
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆22Updated last year
• LukeVassallo / RL_PCB
  RL_PCB is a novel learning-based method for optimising the placement of circuit components on a Printed Circuit Board (PCB).
  ☆51Updated last year
• devbisme / kinet2pcb
  Utility to convert a KiCad netlist into a PCBNEW .kicad_pcb file.
  ☆14Updated 3 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 3 years ago
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆15Updated last year
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆34Updated 4 years ago
• klayoutmatthias / calibre2klayout
  A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file
  ☆13Updated 7 years ago
• dvc94ch / pycircuit
  Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)
  ☆62Updated 3 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆83Updated 9 years ago
• henjo / pyoa
  Donald Amundson's Python interface to OpenAccess IC design data API
  ☆18Updated 15 years ago
• Anwar-Said / Circuit-Completion-Using-GNNs
  Source code and datasets for Circuit Design Completion using GNNs paper
  ☆10Updated 3 years ago
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆36Updated 3 weeks ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆36Updated 3 years ago
• bluecmd / learn-sky130
  Learning to do things with the Skywater 130nm process
  ☆90Updated 5 years ago
• dteal / gdsiistl
  Converts GDSII files to STL files.
  ☆52Updated 5 years ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆42Updated 2 years ago
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆29Updated 5 years ago
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆16Updated 2 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆33Updated last month
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆89Updated last year
• jazvw / chip_art
  Convert an image to a GDS format for inclusion in a zerotoasic project
  ☆18Updated 3 years ago
• electronics-and-drives / MLCAD22
  Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"
  ☆15Updated 3 years ago
• TinyTapeout / xschem-viewer
  Online viewer of Xschem schematic files
  ☆28Updated last month
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• f18m / netlist-viewer
  SPICE netlist visualizer
  ☆83Updated last month
• QuantaEx / QWallet
  Blockchain Wallet for Coin & ERC20 Tokens
  ☆12Updated 6 years ago
• EDDRSoftware / oaFileParser
  This library is a low level parser for the OpenAccess file format.
  ☆15Updated 8 years ago