open-power / pdbgLinks
PowerPC FSI Debugger
☆18Updated 2 months ago
Alternatives and similar repositories for pdbg
Users that are interested in pdbg are comparing it to the libraries listed below
Sorting:
- http://www.memtest.org☆55Updated 9 years ago
- GCC port for OpenRISC 1000☆25Updated 4 months ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆24Updated 4 years ago
- OPAL boot and runtime firmware for POWER☆109Updated last month
- A mirror of the upstream binutils-gdb repository for ARC specific work☆14Updated this week
- ``Hello World'' for a Little-Endian OpenPower world (freestanding)☆18Updated 8 years ago
- Mirror of git.qemu.org/openbios.git☆23Updated 11 months ago
- System initialization firmware for Power systems☆77Updated this week
- Suite of utilities for Linux on Power systems☆40Updated 2 months ago
- K42 Kernel☆29Updated 13 years ago
- helpers for qemu irix/solaris userland emulation☆16Updated 3 years ago
- Hardware random number generator for FPGAs☆10Updated 10 years ago
- Slimline Open Firware - an implementation of IEEE1275 Open Firmware for some POWER ISA systems☆40Updated 2 months ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆49Updated 3 months ago
- Documentation and status of UEFI on RISC-V☆61Updated 3 years ago
- adding Irix (and, to a lesser extend, Solaris) userland emulation to QEMU☆25Updated 6 years ago
- Upstream eglibc + xilinx branches☆16Updated 11 years ago
- Mirror of git.qemu.org/vgabios.git☆26Updated 8 years ago
- PReP emulation on Power8☆30Updated 8 years ago
- Solaris/PPC☆21Updated 11 years ago
- OpenPOWER / Open Compute Server, based upon POWER9☆30Updated 7 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆45Updated 3 years ago
- FreeBSD src tree☆18Updated 4 years ago
- RISC-V Specific Device Tree Documentation☆42Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- RTOS based on L4 microkernel.☆17Updated 6 years ago
- ☆27Updated last week
- ☆23Updated last month
- adding Irix (and, to a lesser extend, Solaris) userland emulation to QEMU☆45Updated 2 months ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago