OmarFasseh / Verilog-CNNLinks
A convolutional neural network -using vivado-made as a logic 2 project
☆9Updated 4 years ago
Alternatives and similar repositories for Verilog-CNN
Users that are interested in Verilog-CNN are comparing it to the libraries listed below
Sorting:
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- EE 272B - VLSI Design Project☆12Updated 3 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- ☆33Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆16Updated 7 months ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- ☆16Updated last year
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆20Updated last year
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆10Updated 4 years ago