OmarFasseh / Verilog-CNNLinks
A convolutional neural network -using vivado-made as a logic 2 project
☆9Updated 5 years ago
Alternatives and similar repositories for Verilog-CNN
Users that are interested in Verilog-CNN are comparing it to the libraries listed below
Sorting:
- Tensor Processing Unit implementation in Verilog☆9Updated 4 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- EE 272B - VLSI Design Project☆12Updated 4 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆38Updated last year
- A verilog implementation for Network-on-Chip☆74Updated 7 years ago
- ☆34Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆19Updated 11 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- ☆19Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 4 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- SNN on FPGA☆10Updated 3 years ago
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆21Updated last year
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆16Updated 10 months ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago