mmicko / enigmaFPGA
Enigma in FPGA
☆29Updated 5 years ago
Alternatives and similar repositories for enigmaFPGA:
Users that are interested in enigmaFPGA are comparing it to the libraries listed below
- SoftCPU/SoC engine-V☆54Updated 3 weeks ago
- Open Processor Architecture☆26Updated 9 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- CMod-S6 SoC☆40Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- FPGA 101 - Workshop materials☆75Updated 6 years ago
- OpenFPGA☆33Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- Generic Logic Interfacing Project☆45Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Yosys Plugins☆21Updated 5 years ago
- LatticeMico32 soft processor☆105Updated 10 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- SPI core☆15Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week