mmicko / enigmaFPGALinks
Enigma in FPGA
☆29Updated 6 years ago
Alternatives and similar repositories for enigmaFPGA
Users that are interested in enigmaFPGA are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- OpenFPGA☆33Updated 7 years ago
- Open Processor Architecture☆26Updated 9 years ago
- SPI core☆15Updated 5 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 3 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Yosys Plugins☆21Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- CMod-S6 SoC☆41Updated 7 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- A SoC for DOOM☆17Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago