harveenk / PynqRadioLinks
Skeletal repository for GNU Radio WBFM implementation on Pynq board
☆13Updated 8 years ago
Alternatives and similar repositories for PynqRadio
Users that are interested in PynqRadio are comparing it to the libraries listed below
Sorting:
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆108Updated 8 years ago
- AD9361 based USB3 SDR☆115Updated 7 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆57Updated 3 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆21Updated 5 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- FPGA based WiFi Intrusion detection system☆19Updated this week
- FPGA based transmitter☆99Updated 8 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆82Updated last year
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆93Updated 10 months ago
- An 8-layer board in Kicad built upon Xilinx Zynq Chip. Includes sound output, HDMI, DDR3, and Arduino Uno style header for screen connect…☆63Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Notes on the Eclypse Z7 development board☆14Updated 2 weeks ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated this week
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- Projects published on controlpaths.com and hackster.io☆41Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆44Updated 8 months ago
- A collection of demonstration digital filters☆154Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆58Updated 4 years ago
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆35Updated 4 months ago
- pynq framework for antsdr☆35Updated last year
- ☆15Updated 5 years ago
- a USB2 highspeed device core, written in amaranth HDL☆49Updated 10 months ago