harveenk / PynqRadioLinks
Skeletal repository for GNU Radio WBFM implementation on Pynq board
☆13Updated 8 years ago
Alternatives and similar repositories for PynqRadio
Users that are interested in PynqRadio are comparing it to the libraries listed below
Sorting:
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 8 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- AD9361 based USB3 SDR☆117Updated 8 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆94Updated last year
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆44Updated 3 weeks ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 8 years ago
- pynq framework for antsdr☆36Updated last year
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated this week
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- FPGA based transmitter☆99Updated 8 years ago
- RTL implementation of components for DVB-S2☆126Updated 2 years ago
- LimeSDR XTRX gateware project.☆18Updated 3 weeks ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- A collection of demonstration digital filters☆156Updated last year
- VHDL Modules☆24Updated 10 years ago
- Notes on the Eclypse Z7 development board☆14Updated 3 months ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆27Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- Projects published on controlpaths.com and hackster.io☆41Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆37Updated 7 months ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 7 years ago
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year