Skeletal repository for GNU Radio WBFM implementation on Pynq board
☆13Jun 15, 2017Updated 9 years ago
Alternatives and similar repositories for PynqRadio
Users that are interested in PynqRadio are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- STM32F1 wavetable synthesis☆21May 17, 2018Updated 8 years ago
- Arduino library for Microblaze and Cortex A9, integrated with Vivado/SDK☆11Dec 2, 2014Updated 11 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Simple IIO FM Radio receive example☆16Oct 30, 2026Updated last week
- JSynthLib is an Open Source Universal Synthesizer Patch Editor / Librarian☆12Feb 28, 2009Updated 17 years ago
- ☆12Jun 13, 2017Updated 9 years ago
- ☆10Mar 11, 2022Updated 4 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- Tool for Atheros ART partition☆11Oct 9, 2017Updated 9 years ago
- Micropython driver for ssd1680 e-ink display☆11May 29, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆128Oct 18, 2016Updated 10 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 10 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 6 years ago
- All thing about SDRPi☆20Mar 17, 2023Updated 3 years ago
- Automatic setup script for a guest wireless network (optionally with OWE) for dual-band 80211 ath10k devices on OpenWrt.☆12Oct 25, 2022Updated 4 years ago
- AI drone & rover control system☆15Jan 18, 2024Updated 2 years ago
- ☆19Oct 5, 2020Updated 6 years ago
- A Qt port of the peak detection algorithm demo from https://stackoverflow.com/a/22640362, with interactive parameters.☆10Jan 4, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A colorful lamp to notify the developer team for pending code reviews☆12Mar 23, 2020Updated 6 years ago
- Simple alfred client with JSON output☆12Apr 20, 2016Updated 10 years ago
- Source code of project rover tracks: https://www.thingiverse.com/thing:3112734☆12Sep 27, 2018Updated 8 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Oct 13, 2026Updated 3 weeks ago
- OpenHT - an open-source, SDR handheld transceiver☆11Dec 28, 2022Updated 3 years ago
- ☆11May 7, 2018Updated 8 years ago
- FaceDetect is one of the purpose built models from NVIDIA GPU Cloud (NGC). In this project, we demonstrate how it can be deployed and uti…☆11Apr 15, 2021Updated 5 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆22May 30, 2019Updated 7 years ago
- pynq framework for antsdr☆37May 31, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Run lora_gateway and packet_forwarder on OpenWrt. http://www.semtech.com/wireless-rf/lora.html☆11Jun 19, 2015Updated 11 years ago
- Example software for the MonkeyJam Freescale HIT Project - https://community.freescale.com/docs/DOC-100149☆14Oct 2, 2015Updated 11 years ago
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- Run lora_gateway and packet_forwarder on OpenWrt. http://www.semtech.com/wireless-rf/lora.html☆15Jan 23, 2017Updated 9 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Reusable C++ coding-related code library☆56Oct 30, 2026Updated last week
- ☆59Aug 2, 2022Updated 4 years ago