Alternatives and similar repositories for PynqRadio

Users that are interested in PynqRadio are comparing it to the libraries listed below

• marsiau / PYNQ-RTL-SDR
  A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
  ☆21Updated 5 years ago
• dawsonjon / FPGA-radio
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆96Updated 8 years ago
• oscimp / oscimpDigital
  OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
  ☆57Updated last week
• strath-sdr / rfsoc_sam
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆81Updated last year
• laurencebarker / Saturn
  Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM
  ☆41Updated this week
• MorrisMA / 1PPS-DPLL
  DPLL for phase-locking to 1PPS signal
  ☆32Updated 8 years ago
• mattvenn / fpga-sdft
  sliding DFT for FPGA, targetting Lattice ICE40 1k
  ☆77Updated 5 years ago
• oscimp / PlutoSDR
  BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq
  ☆44Updated 7 months ago
• MicroPhase / antsdr-pynq
  pynq framework for antsdr
  ☆34Updated last year
• daveshah1 / RFToolSDR
  AD9361 based USB3 SDR
  ☆115Updated 7 years ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 4 years ago
• fcayci / vhdl-axis-uart
  UART to AXI Stream interface written in VHDL
  ☆16Updated 2 years ago
• mehrdadh / lora-modulator
  LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio
  ☆36Updated 4 months ago
• timcardenuto / testPlutoSDR
  ☆24Updated 5 years ago
• TAPR / OpenHPSDR-SVN
  ☆28Updated 6 years ago
• alberto-grl / 1bitSDR
  Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
  ☆106Updated 5 years ago
• delhatch / Zynq_UDP
  Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.
  ☆26Updated 4 years ago
• pavel-demin / eclypse-z7-notes
  Notes on the Eclypse Z7 development board
  ☆13Updated 3 months ago
• OpenResearchInstitute / dvb_fpga
  RTL implementation of components for DVB-S2
  ☆121Updated 2 years ago
• hamsternz / second_order_sigma_delta_DAC
  A comparison of 1st and 2nd order sigma delta DAC for FPGA
  ☆58Updated 4 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• efard / DSPHDL
  Digital Signal Processing and Well-Known Modulations on HDL
  ☆41Updated last month
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆28Updated 2 years ago
• ZipCPU / fftdemo
  A demonstration showing how several components can be compsed to build a simulated spectrogram
  ☆46Updated last year
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆114Updated 4 years ago
• regymm / PYNQSDR
  PYNQ-Z1 + AD936X openwifi capable SDR platform
  ☆93Updated last month
• skristiansson / i2s
  i2s core, with support for both transmit and receive
  ☆30Updated 7 years ago
• chili-chips-ba / uberClock
  Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…
  ☆11Updated last week
• OpenResearchInstitute / DVB-receiver
  Work being done on the DVB-receiver for Phase 4 Ground.
  ☆58Updated last year
• emard / flearadio
  Digital FM Radio Receiver for FPGA
  ☆61Updated 9 years ago