harveenk / PynqRadioLinks
Skeletal repository for GNU Radio WBFM implementation on Pynq board
☆13Updated 8 years ago
Alternatives and similar repositories for PynqRadio
Users that are interested in PynqRadio are comparing it to the libraries listed below
Sorting:
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated last week
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last week
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 6 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- AD9361 based USB3 SDR☆119Updated 8 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆71Updated 8 years ago
- FPGA based transmitter☆99Updated 8 years ago
- pynq framework for antsdr☆36Updated last year
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 7 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- LimeSDR XTRX gateware project.☆19Updated 3 months ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆107Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆38Updated 9 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆60Updated 3 years ago