UART design in SV and verification using UVM and SV
☆53Nov 30, 2019Updated 6 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below
Sorting:
- ☆25May 31, 2021Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆52Jul 4, 2020Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- ☆48Nov 3, 2023Updated 2 years ago
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 5 years ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- AHB to APB Bridge VIP☆31Mar 4, 2019Updated 7 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Jul 23, 2018Updated 7 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- Verification IP for UART protocol☆23Aug 3, 2020Updated 5 years ago
- UVM examples and projects☆156Jun 28, 2025Updated 8 months ago
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- UVM Verification IP to uart2bus IP.☆23Mar 7, 2022Updated 3 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆14Mar 29, 2020Updated 5 years ago
- uvm AXI BFM(bus functional model)☆266Jun 23, 2013Updated 12 years ago
- UVM AHB VIP☆94Sep 13, 2025Updated 5 months ago
- UVM agents☆86May 26, 2017Updated 8 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆76Mar 21, 2024Updated last year
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 4 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- General Purpose I/O agent written in UVM☆18Jun 29, 2017Updated 8 years ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 5 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆40Jun 24, 2020Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Oct 19, 2023Updated 2 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆60Aug 9, 2020Updated 5 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆608Dec 24, 2021Updated 4 years ago