☆17Aug 8, 2017Updated 9 years ago
Alternatives and similar repositories for Single-Cycle-CPU-with-Verilog
Users that are interested in Single-Cycle-CPU-with-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆32Feb 14, 2021Updated 5 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- An LLVM backend for my custom 32-bit RISC CPU https://scholarworks.rit.edu/theses/9550/☆14Aug 16, 2017Updated 9 years ago
- Example OpenRISC backend☆19Apr 6, 2012Updated 14 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy☆23Jul 3, 2020Updated 6 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 11 months ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- 通过对windows桌面的模拟，实现无刷新图标桌面以及磁贴页面的切换，以及文件夹的模拟……☆12Mar 15, 2018Updated 8 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 10 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- My projects using PIC Microcontrollers and CCS PICC Compiler (PCWHD)☆15Mar 23, 2025Updated last year
- A tutorial of cool make trick to deal with a messy source code.☆10Jul 9, 2021Updated 5 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- A Clean Architecture Template for ASP.NET MVC☆11Mar 3, 2023Updated 3 years ago
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆165May 20, 2022Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Audio pass-through STM32F769I-Discovery Line in buffer copied to Line out☆26Sep 22, 2022Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Anything I read, whether it's a paper, a book, or an article, I'll post here.☆10Feb 13, 2025Updated last year
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- Data Structure and Algorithm with C (2021 Spring)☆11Jul 20, 2026Updated 2 months ago
- Explore microcontroller architecture and ARM Cortex interfacing in this comprehensive workshop. Sessions cover topics like C basics, ARM …☆12Dec 25, 2024Updated last year
- Minimal kernel for cortex m based microcontrollers.☆10Jun 14, 2025Updated last year
- A simple Nodejs function to call the ChatGTP endpoint☆10Mar 4, 2023Updated 3 years ago
- 💻 A 5-stage pipeline MIPS CPU implementation in Verilog.☆33Jul 5, 2020Updated 6 years ago
- Framework for building an individual CI/CD pipeline geared towards embedded systems☆12Feb 1, 2022Updated 4 years ago
- This is a portable, open source emulator of the 32-bit Inmos Transputer family, and a host I/O server that interfaces it to a host OS, pr…☆22Sep 5, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Visualize TVM Relay program graph☆12Nov 19, 2019Updated 6 years ago
- ☆13Sep 17, 2023Updated 3 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆46Dec 5, 2019Updated 6 years ago
- ⚓ A very simple journal keeping cli tool☆12Jun 2, 2020Updated 6 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- ☆10Aug 3, 2016Updated 10 years ago