☆18Aug 8, 2017Updated 9 years ago
Alternatives and similar repositories for Single-Cycle-CPU-with-Verilog
Users that are interested in Single-Cycle-CPU-with-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆31Feb 14, 2021Updated 5 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated 2 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆42Oct 3, 2025Updated 11 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple 8-bit UART realization on Verilog HDL.☆120Apr 27, 2024Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- long distance pose recognition with YOLO and Mediapipe, deployed on rk3588☆14Mar 8, 2023Updated 3 years ago
- Kogge-Stone Adder in Verilog☆18Nov 19, 2021Updated 4 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 10 months ago
- A toy c compiler written in python☆12Jan 9, 2024Updated 2 years ago
- My projects using PIC Microcontrollers and CCS PICC Compiler (PCWHD)☆16Mar 23, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Clean Architecture Template for ASP.NET MVC☆11Mar 3, 2023Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- implementation of memory allocation functions in c (malloc , free , realloc , calloc) using unix syscalls☆11Apr 6, 2025Updated last year
- Minimal kernel for cortex m based microcontrollers.☆11Jun 14, 2025Updated last year
- 7 Segments Clock project (HW & SW) using ATMEGA328 microcontroller with Atmel Studio IDE☆10Mar 17, 2017Updated 9 years ago
- 💻 A 5-stage pipeline MIPS CPU implementation in Verilog.☆33Jul 5, 2020Updated 6 years ago
- This is a portable, open source emulator of the 32-bit Inmos Transputer family, and a host I/O server that interfaces it to a host OS, pr…☆23Updated this week
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 11 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Visualize TVM Relay program graph☆12Nov 19, 2019Updated 6 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- ⚓ A very simple journal keeping cli tool☆12Jun 2, 2020Updated 6 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- Intelligence at the edge - Neural Networks on Embedded Devices☆13Feb 25, 2018Updated 8 years ago
- GUI projects☆13Aug 14, 2024Updated 2 years ago
- A self hosting Extended brainfuck to pure brainfuck compiler☆11May 6, 2018Updated 8 years ago
- Running Linux on IOb-SoC-OpenCryptoHW☆16Aug 15, 2024Updated 2 years ago
- Generic modeling of object relations in OOP☆14Jan 20, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An interpreter for concatenative combinators (i.e. Combinators as a functional language)☆10Nov 27, 2021Updated 4 years ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- The diagnostic trace sink for Serilog.☆15Jun 9, 2024Updated 2 years ago
- General Purpose IO with APB4 interface☆17May 10, 2024Updated 2 years ago
- a simple operating system☆10May 10, 2015Updated 11 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago