BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)
☆17Jan 7, 2020Updated 6 years ago
Alternatives and similar repositories for BSc_Project
Users that are interested in BSc_Project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Matlab code for the "Maximum Likelihood Sequence Detection" for any CPM modulation (GMSK-RECT-RC....) using the Viterbi Algorithm.☆26Jun 13, 2021Updated 5 years ago
- Turbo code with BPSK or GMSK☆11Nov 17, 2022Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- Minimum shift keying top module for PLUTO FPGA☆17Updated this week
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆17Mar 15, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dual-Mode PSK Transceiver on SDR With FPGA☆58Oct 9, 2024Updated last year
- Design and implementation of a reconfigurable FIR filter in FPGA☆16Sep 26, 2022Updated 3 years ago
- ☆15Mar 18, 2026Updated 4 months ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- SCU Firmware (based on Chromium EC) for embedded USRP Devices. Report issues on the UHD repository!☆15Sep 4, 2024Updated last year
- Deep-Unfolded Interleaved Detection and Decoding Simulator☆17Dec 16, 2022Updated 3 years ago
- ☆12Apr 4, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- dtmb☆18Apr 3, 2015Updated 11 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆64May 18, 2019Updated 7 years ago
- mac上的实时人脸识别程序☆20Aug 30, 2024Updated last year
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆28May 4, 2026Updated 2 months ago
- Generalized Frequency Division Multiplexing (GFDM) library for MATLAB.☆17Jun 27, 2018Updated 8 years ago
- Python API for interacting with a SystemLink Server, created and supported by NI.☆10Updated this week
- Nonnegative matrix factorization-quadratic minimum volume (NMF-QMV) based hyperspectral unmixing☆20Jul 23, 2025Updated 11 months ago
- ☆12Nov 28, 2022Updated 3 years ago
- A satellite tracker using libsgp4 : http://www.danrw.com/sgp4/☆21Sep 4, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Dec 19, 2023Updated 2 years ago
- Python script that pulls out the audio in the RTP layer of a packet capture. This particular script makes use of the PyShark library. I…☆14Aug 1, 2014Updated 11 years ago
- OpenHT FPGA design☆37Jun 24, 2024Updated 2 years ago
- This project is basically ultrasound Beamformer prototype and FPGA is used to control all the modules of the Hardware.☆16Nov 9, 2017Updated 8 years ago
- Tool used to create ADI Kuiper Linux userspace images☆21Updated this week
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆24May 4, 2024Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- GMSK modem on raspberry pi, pandaboard any other linux board☆39Sep 10, 2014Updated 11 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Dec 5, 2025Updated 7 months ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆21Feb 8, 2017Updated 9 years ago
- WinPcap封装☆23Jun 24, 2021Updated 5 years ago
- 包含常见的模拟调制解调及数字调制解调的 MATLAB 代码☆36Jul 18, 2023Updated 3 years ago
- ☆17Jul 10, 2023Updated 3 years ago
- Stand up a MATLAB Production Server using CloudFormation☆26Apr 17, 2026Updated 3 months ago