BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)
☆17Jan 7, 2020Updated 6 years ago
Alternatives and similar repositories for BSc_Project
Users that are interested in BSc_Project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GMSK调制和解调matlab代码☆17Apr 22, 2023Updated 3 years ago
- A Matlab code for the "Maximum Likelihood Sequence Detection" for any CPM modulation (GMSK-RECT-RC....) using the Viterbi Algorithm.☆26Jun 13, 2021Updated 5 years ago
- ☆13Jul 29, 2016Updated 10 years ago
- P300 Classification for EEG-based BCI system with Bayes LDA, SVM, LassoGLM and a Deep CNN methods☆13Sep 5, 2022Updated 4 years ago
- Turbo code with BPSK or GMSK☆11Nov 17, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- O.F.D.M. Transceiver framework simulation using Matlab☆12Dec 6, 2020Updated 5 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆18Mar 15, 2021Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆60Oct 9, 2024Updated 2 years ago
- This is the full code for the paper published in EURASIP , Signal Processing journal, titled "Frequency Estimation of Sinusoids from NonU…☆18Jul 3, 2016Updated 10 years ago
- Design and implementation of a reconfigurable FIR filter in FPGA☆17Sep 26, 2022Updated 4 years ago
- ☆15Mar 18, 2026Updated 6 months ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Deep-Unfolded Interleaved Detection and Decoding Simulator☆17Dec 16, 2022Updated 3 years ago
- dtmb☆18Apr 3, 2015Updated 11 years ago
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆29Oct 1, 2026Updated last week
- Official implementation of the paper titled "Age and Gender Recognition Using a Convolutional Neural Network with a Specially Designed Mu…☆27Mar 5, 2024Updated 2 years ago
- Nonnegative matrix factorization-quadratic minimum volume (NMF-QMV) based hyperspectral unmixing☆20Jul 23, 2025Updated last year
- Sigutils-related widgets☆17Dec 24, 2025Updated 9 months ago
- Generalized Frequency Division Multiplexing (GFDM) library for MATLAB.☆17Jun 27, 2018Updated 8 years ago
- ANTSDR 2RX hack plugin for SigDigger☆16Feb 11, 2026Updated 8 months ago
- ☆14Nov 28, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Active Learning Interface for Circuits and Electronics☆19Feb 18, 2023Updated 3 years ago
- ☆16Dec 19, 2023Updated 2 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Jan 8, 2021Updated 5 years ago
- OpenHT FPGA design☆38Jun 24, 2024Updated 2 years ago
- NOMA Simulator MATLAB Code☆32Mar 5, 2026Updated 7 months ago
- This project is basically ultrasound Beamformer prototype and FPGA is used to control all the modules of the Hardware.☆16Nov 9, 2017Updated 8 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 5 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆31May 4, 2024Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- 分别用K均值K_means和模糊C均值FCM算法对Iris鸢尾花数据集聚类以及图像聚类分割☆23May 18, 2022Updated 4 years ago
- ☆18Dec 5, 2025Updated 10 months ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- WinPcap封装☆23Jun 24, 2021Updated 5 years ago
- Implementation of the DVBS2 standard using Matlab☆15Feb 17, 2018Updated 8 years ago
- 包含常见的模拟调制解调及数字调制解调的 MATLAB 代码☆37Jul 18, 2023Updated 3 years ago