Alternatives and similar repositories for ArmSimulator

Users that are interested in ArmSimulator are comparing it to the libraries listed below

• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆98Updated 3 months ago
• rdolbeau / VexRiscvBPluginGenerator
  ☆17Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 5 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆57Updated this week
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• Kuree / cgra_pnr
  Fast PnR toolchain for CGRA
  ☆18Updated 10 months ago
• oprecomp / flexfloat
  C library for the emulation of reduced-precision floating point types
  ☆51Updated 2 years ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆38Updated 2 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 7 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆54Updated this week
• aignacio / nox
  RISC-V Nox core
  ☆64Updated 2 months ago
• mschlaegl / pylibfst
  Handle Fast Signal Traces (fst) in Python
  ☆12Updated 2 years ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆80Updated 5 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆40Updated 7 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated last month
• fbrosser / DSP48E1-FP
  Project aimed at implementing floating point operators using the DSP48E1 slice.
  ☆29Updated 12 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆18Updated 3 weeks ago
• schoeberl / risc-v-lab
  Lab material for the three week course on builiding a RISC-V microprocessor
  ☆16Updated 5 months ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆31Updated last year
• hlslibs / ac_dsp
  Algorithmic C Digital Signal Processing (DSP) Library
  ☆49Updated 2 weeks ago
• antmicro / verilator-verification-features-tests
  ☆22Updated this week
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆48Updated this week
• synogate / gatery
  Gatery, a library for circuit design.
  ☆19Updated 5 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• felsabbagh3 / Vortex
  RISC-V GPGPU
  ☆34Updated 5 years ago
• aesc-silicon / elements-sdk
  Elements Software Development Kit
  ☆12Updated 5 months ago