Algorithmic C Digital Signal Processing (DSP) Library
☆53Jan 6, 2026Updated 4 months ago
Alternatives and similar repositories for ac_dsp
Users that are interested in ac_dsp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Algorithmic C Math Library☆67Jan 6, 2026Updated 4 months ago
- Algorithmic C Datatypes☆139Jan 6, 2026Updated 4 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated 4 months ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆19Nov 23, 2023Updated 2 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- ☆15May 29, 2020Updated 5 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Apr 10, 2026Updated 3 weeks ago
- A personal JUCE project that loads impulse response .WAV files and displays their frequency curves.☆17Jul 20, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆297Oct 30, 2025Updated 6 months ago
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated last month
- Audio filtering plugin using the JUCE framework using FIR, IIR, Butterworth and Biquad filters.☆17Sep 6, 2019Updated 6 years ago
- A small C lib of DSP functions.☆33Apr 16, 2026Updated 2 weeks ago
- datasheet generator☆30Jul 18, 2025Updated 9 months ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- VHDL related news.☆27Updated this week
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- parser and linter for sfz files written in python using Lark☆19Aug 31, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Algorithmic C Machine Learning Library☆29Jan 6, 2026Updated 4 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- SystemC/TLM-2.0 Co-simulation framework☆286May 21, 2025Updated 11 months ago
- Accellera SystemC Releases and Patches☆13Feb 3, 2018Updated 8 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- Software control for CASPER FPGAs☆22Feb 5, 2026Updated 3 months ago
- ☆17Apr 20, 2023Updated 3 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VHDL-2008 Support Library☆62Oct 11, 2016Updated 9 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- pre-release.☆12Jul 15, 2015Updated 10 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago