hlslibs / ac_dspLinks
Algorithmic C Digital Signal Processing (DSP) Library
☆49Updated 2 weeks ago
Alternatives and similar repositories for ac_dsp
Users that are interested in ac_dsp are comparing it to the libraries listed below
Sorting:
- Algorithmic C Math Library☆62Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 3 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated last week
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ☆33Updated 2 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- Platform Level Interrupt Controller☆40Updated last year
- ☆13Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- SystemC to Verilog Synthesizable Subset Translator☆9Updated 2 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ☆30Updated 2 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- RISC-V Virtual Prototype☆42Updated 3 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Updated 12 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 3 weeks ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated last year
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆60Updated 2 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated last week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- svlib from http://www.verilab.com/resources/svlib/☆24Updated 5 years ago