hlslibs / ac_dsp
Algorithmic C Digital Signal Processing (DSP) Library
☆47Updated last month
Alternatives and similar repositories for ac_dsp:
Users that are interested in ac_dsp are comparing it to the libraries listed below
- Algorithmic C Math Library☆59Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- PCI Express controller model☆47Updated 2 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- ☆33Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆82Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- Platform Level Interrupt Controller☆35Updated 8 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆36Updated last year
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 3 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 4 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆30Updated 3 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated last month
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆20Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- A repository for SystemC Learning examples☆64Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆28Updated this week
- Framework Open EDA Gui☆63Updated last month
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆28Updated 3 weeks ago
- SystemC to Verilog Synthesizable Subset Translator☆9Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 4 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆24Updated 7 months ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 months ago
- RISC-V Virtual Prototype☆38Updated 3 years ago