Algorithmic C Digital Signal Processing (DSP) Library
☆54Jul 6, 2026Updated last month
Alternatives and similar repositories for ac_dsp
Users that are interested in ac_dsp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Algorithmic C Math Library☆67Jul 6, 2026Updated last month
- Algorithmic C Datatypes☆139Jul 6, 2026Updated last month
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jul 6, 2026Updated last month
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- C language algorithms for digital signal processing☆33Apr 17, 2018Updated 8 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆20Nov 23, 2023Updated 2 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- ☆15May 29, 2020Updated 6 years ago
- Modified PowerVR OpenGLES 2.0 SDK to run on a Raspberry Pi. For educational use.☆16Feb 14, 2013Updated 13 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Updated this week
- FFMpeg based reverb unit for Cedarville DSP final project☆33Dec 12, 2019Updated 6 years ago
- ☆10Sep 3, 2016Updated 9 years ago
- Audio filtering plugin using the JUCE framework using FIR, IIR, Butterworth and Biquad filters.☆17Sep 6, 2019Updated 6 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆299Jul 23, 2026Updated 3 weeks ago
- A small C lib of DSP functions.☆33May 19, 2026Updated 2 months ago
- datasheet generator☆31Jul 18, 2025Updated last year
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Yosys plugin for synthesis of Bluespec code☆16Sep 8, 2021Updated 4 years ago
- VHDL related news.☆27Updated this week
- parser and linter for sfz files written in python using Lark☆19Aug 31, 2022Updated 3 years ago
- SystemC/TLM-2.0 Co-simulation framework☆303Jun 26, 2026Updated last month
- Algorithmic C Machine Learning Library☆29Jul 6, 2026Updated last month
- C++ Equivalents of some Matlab Functions. These were used in my work when I was working with Intel Performance Primitives.☆27Oct 24, 2016Updated 9 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆47Jul 28, 2017Updated 9 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Software control for CASPER FPGAs☆23Feb 5, 2026Updated 6 months ago
- ☆21Dec 9, 2018Updated 7 years ago
- ☆19Oct 5, 2020Updated 5 years ago
- ☆17Apr 20, 2023Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago