Algorithmic C Digital Signal Processing (DSP) Library
☆54Sep 10, 2026Updated 2 weeks ago
Alternatives and similar repositories for ac_dsp
Users that are interested in ac_dsp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Algorithmic C Datatypes☆139Sep 10, 2026Updated 2 weeks ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Sep 10, 2026Updated 2 weeks ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- C language algorithms for digital signal processing☆33Apr 17, 2018Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated last month
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated 2 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- ☆15May 29, 2020Updated 6 years ago
- A personal JUCE project that loads impulse response .WAV files and displays their frequency curves.☆18Jul 20, 2020Updated 6 years ago
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Aug 17, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FFMpeg based reverb unit for Cedarville DSP final project☆33Dec 12, 2019Updated 6 years ago
- ☆10Sep 3, 2016Updated 10 years ago
- Audio filtering plugin using the JUCE framework using FIR, IIR, Butterworth and Biquad filters.☆17Sep 6, 2019Updated 7 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆302Sep 2, 2026Updated 3 weeks ago
- datasheet generator☆31Sep 10, 2026Updated 2 weeks ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- VHDL related news.☆27Updated this week
- parser and linter for sfz files written in python using Lark☆19Aug 31, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Algorithmic C Machine Learning Library☆29Sep 10, 2026Updated 2 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆309Jun 26, 2026Updated 3 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆47Jul 28, 2017Updated 9 years ago
- Accellera SystemC Releases and Patches☆13Feb 3, 2018Updated 8 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- GUI editor for hardware description designs☆30Sep 14, 2026Updated last week
- Software control for CASPER FPGAs☆24Feb 5, 2026Updated 7 months ago
- ☆19Oct 5, 2020Updated 5 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- pre-release.☆12Jul 15, 2015Updated 11 years ago
- VHDL-2008 Support Library☆62Oct 11, 2016Updated 9 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 12 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆57Jun 30, 2017Updated 9 years ago