Algorithmic C Digital Signal Processing (DSP) Library
☆52Jan 6, 2026Updated 2 months ago
Alternatives and similar repositories for ac_dsp
Users that are interested in ac_dsp are comparing it to the libraries listed below
Sorting:
- Algorithmic C Math Library☆67Jan 6, 2026Updated 2 months ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated 2 months ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- A personal JUCE project that loads impulse response .WAV files and displays their frequency curves.☆16Jul 20, 2020Updated 5 years ago
- C language algorithms for digital signal processing☆32Apr 17, 2018Updated 7 years ago
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆14Aug 20, 2024Updated last year
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- ☆15May 29, 2020Updated 5 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 9 months ago
- Python interface for cross-calling with HDL☆47Updated this week
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- ☆17Apr 20, 2023Updated 2 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Software control for CASPER FPGAs☆22Feb 5, 2026Updated last month
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago
- SystemC/TLM-2.0 Co-simulation framework☆270May 21, 2025Updated 9 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- digital signal processing FIR filter implimentation in microcontroller☆17May 28, 2019Updated 6 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated 2 months ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- VHDL-2008 Support Library☆59Oct 11, 2016Updated 9 years ago
- VHDL related news.☆27Updated this week
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Tutorials available here:☆37Sep 7, 2025Updated 5 months ago
- datasheet generator☆30Jul 18, 2025Updated 7 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago