Nitcloud / Two-way-voice-receiver
2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现
☆11Updated 4 years ago
Alternatives and similar repositories for Two-way-voice-receiver:
Users that are interested in Two-way-voice-receiver are comparing it to the libraries listed below
- An AXI DDR3 SDRAM controller for FPGA☆30Updated last year
- verilog☆21Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆46Updated last year
- fpga跑sobel识别算法☆27Updated 3 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆15Updated 4 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆58Updated 6 months ago
- FFT implement by verilog_测试验证已通过☆53Updated 8 years ago
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆19Updated 3 weeks ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆15Updated last year
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- ☆16Updated 2 years ago
- FPGA实现简单的图像处理算法☆40Updated last year
- Bilinear interpolation realizes image scaling based on FPGA☆23Updated 4 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆33Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 10 months ago
- syn script for DC Compiler☆12Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆144Updated last year
- Implement a bitonic sorting network on FPGA☆41Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- ☆33Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆96Updated 5 months ago
- AXI总线连接器☆94Updated 4 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- ☆60Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 7 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆78Updated 4 years ago