yueyang2000 / riscv-cpu
RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)
☆15Updated 2 years ago
Alternatives and similar repositories for riscv-cpu:
Users that are interested in riscv-cpu are comparing it to the libraries listed below
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆124Updated 4 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- Mips五级流水线CPU☆37Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆131Updated 10 months ago
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆21Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- 清华大学《计算机组成原理》大实验——五级流水线 RISC-V 处理器。「奋战三星期，造台计算机」☆14Updated 2 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆77Updated 5 years ago
- NSCSCC 信息整合☆239Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆78Updated last year
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- Chongqing University 2020 NSCSCC☆28Updated 4 years ago
- 2022年龙芯杯个人赛 单发射110M（含icache）☆44Updated 2 years ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆35Updated 4 years ago
- 《自己动手写CPU》一书附带的文件☆80Updated 7 years ago
- Introduction to Computer Systems (II), Spring 2021☆50Updated 3 years ago
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆51Updated last year
- 单周期 8指令 MIPS32CPU☆90Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Updated 3 years ago
- USTC_CA_2021Spring 中科大 计算机体系结构☆23Updated last year
- 国科大计算机系本科课程经验总结☆14Updated 3 years ago
- 计算机组成原理的实验，包括单周期CPU和五级流水线CPU的verilog实现☆34Updated 3 years ago
- ☆34Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）☆64Updated last year
- 清华大学2021操作系统实验代码☆16Updated 3 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆38Updated 4 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 3 years ago
- 一个单发射五级静态流水CPU，采用龙芯32位精简版指令集，支持异常和中断处理，使用AXI总线接口，已集成TLB模块☆15Updated 2 years ago