yueyang2000 / riscv-cpuLinks
RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)
☆17Updated 2 years ago
Alternatives and similar repositories for riscv-cpu
Users that are interested in riscv-cpu are comparing it to the libraries listed below
Sorting:
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆128Updated 4 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- NSCSCC 信息整合☆252Updated 4 years ago
- Mips五级流水线CPU☆43Updated 2 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- 清华大学《计算机组成原理》大实验——五级流水线 RISC-V 处理器。「奋战三星期，造台计算机」☆18Updated 2 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆20Updated 4 years ago
- 2022年龙芯杯个人赛 单发射110M（含icache）☆48Updated 3 years ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆16Updated 3 years ago
- 计算机组成原理的实验，包括单周期CPU和五级流水线CPU的verilog实现☆39Updated 4 years ago
- A Manual on Surviving in CS of NWPU☆53Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆40Updated 5 years ago
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆20Updated 5 years ago
- 2021年秋季学期 南京大学ICS课程 PA实验部分☆129Updated 3 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆42Updated 4 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆86Updated 5 years ago
- Chongqing University 2020 NSCSCC☆28Updated 4 years ago
- 重庆大学硬件综合设计课程实验文档☆39Updated 2 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆61Updated last year
- 一生一芯的信息发布和内容网站☆133Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆29Updated last year
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆27Updated last year
- MIPS CPU☆14Updated 4 years ago
- NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）☆77Updated last year