Alternatives and similar repositories for RISC_V-pipeline

Users that are interested in RISC_V-pipeline are comparing it to the libraries listed below

• fox6666 / RISC_V-multicycle

  View on GitHub
  基于RISC_V指令集架构实现的一个多周期CPU
  ☆26Apr 14, 2019Updated 6 years ago
• Lyncien / RISC-V-32I

  View on GitHub
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆87Nov 28, 2019Updated 6 years ago
• zan-pu / pipelined-zanpu

  View on GitHub
  A classic implementation of a classic five stage RISC pipeline CPU.
  ☆22Sep 11, 2019Updated 6 years ago
• bzeeno / riscv-cpu

  View on GitHub
  Pipelined RISC-V CPU
  ☆26Jun 9, 2021Updated 4 years ago
• legendjack / Handwritten-Numeral-Recognition

  View on GitHub
  基于OpenCV的手写数字识别
  ☆11Jan 10, 2017Updated 9 years ago
• TheLeopardsH / RISC-V-5-stage-pipelined-in-verilog

  View on GitHub
  RISC-V-5 stage pipelined in verilog
  ☆10Jul 24, 2020Updated 5 years ago
• linzihan-backforward / RecSysEvaluation

  View on GitHub
  Code and Results for the paper: A Revisiting Study of Appropriate Offline Evaluation for Top-𝑁 Recommendation Algorithms.
  ☆11Mar 10, 2022Updated 3 years ago
• liblaf / ilatex

  View on GitHub
  📚 LaTeX templates and tools for creating beautiful, structured documents 📝
  ☆14Oct 24, 2025Updated 3 months ago
• darchr / Keystone-experiments

  View on GitHub
  ☆11Jun 11, 2021Updated 4 years ago
• Timothy-Liuxf / PipelineCPU

  View on GitHub
  清华大学电子工程系数字逻辑与处理器基础实验大作业——流水线 CPU
  ☆12Aug 8, 2021Updated 4 years ago
• jedbrooke / FPGA-face-detection

  View on GitHub
  implementation in verilog rtl for an FPGA to detect the presence of a face in an image
  ☆12Mar 12, 2021Updated 4 years ago
• THUIR / THUIR-website

  View on GitHub
  THUIR website
  ☆10Feb 4, 2026Updated last week
• vproc / vicuna2_core

  View on GitHub
  RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor
  ☆16Feb 2, 2026Updated last week
• AntonZero / WM8731-Audio-codec-on-DE10Standard-FPGA-board

  View on GitHub
  ☆15May 16, 2017Updated 8 years ago
• xjh389336645 / calab-gem5

  View on GitHub
  Self implementation of course projects for Computer Architecture 2022 Spring
  ☆11Sep 17, 2022Updated 3 years ago
• guanrenyang / Tiny-TPU

  View on GitHub
  ☆10Dec 15, 2023Updated 2 years ago
• RUCAIBox / DAGFM

  View on GitHub
  This is the official PyTorch implementation for the paper: "Directed Acyclic Graph Factorization Machines for CTR Prediction via Knowledg…
  ☆14Mar 5, 2023Updated 2 years ago
• Evensgn / RISC-V-CPU

  View on GitHub
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆344Jan 12, 2018Updated 8 years ago
• feminism-chat / feminism-chat.github.io

  View on GitHub
  ☆15May 22, 2021Updated 4 years ago
• yichuan-w / MLsys_reading_list

  View on GitHub
  A record of reading list on some MLsys popular topic
  ☆21Mar 20, 2025Updated 10 months ago
• reglin2000 / NCTU-ICLAB-2021-FALL

  View on GitHub
  ☆14Feb 13, 2022Updated 4 years ago
• SET-Scheduling-Project / SoMa-HPCA2025

  View on GitHub
  ☆26Feb 27, 2025Updated 11 months ago
• uef-machine-learning / Balanced_k-Means_Revisited

  View on GitHub
  Balanced k-Means Revisited algorithm
  ☆12May 8, 2024Updated last year
• shalan / QSPI_XIP_CTRL_DMC

  View on GitHub
  Quad SPI Flash XIP Controller with a direct mapped cache
  ☆12Dec 9, 2020Updated 5 years ago
• stonet-research / cheops25-IO-characterization-of-LLM-model-kv-cache-offloading-nvme

  View on GitHub
  ☆15Apr 15, 2025Updated 9 months ago
• lineagech / GMT

  View on GitHub
  ☆13Mar 26, 2024Updated last year
• Shef-AIRE / llms_post-ocr_correction

  View on GitHub
  Leveraging LLMs for Post-OCR Correction of Historical Newspapers
  ☆15Jun 20, 2024Updated last year
• Shuiliusheng / boom_stop

  View on GitHub
  jump to a place when progam runs to the max instruction number
  ☆15Dec 14, 2023Updated 2 years ago
• sfu-arch / X-Cache

  View on GitHub
  ☆15Jun 14, 2022Updated 3 years ago
• TonyCrane / CraneCPU

  View on GitHub
  RISC-V SingleCycle/Pipeline CPU (lab of ZJU Computer System Series)
  ☆14Jul 6, 2023Updated 2 years ago
• aisoft9 / JYCache

  View on GitHub
  DRAM/SSD hybrid caching system
  ☆14Mar 13, 2025Updated 11 months ago
• JiayuLi-997 / IntEL-SIGIR2023

  View on GitHub
  This is our implementation of IntEL-Intent-aware Ranking Ensemble for Personalized Recommendation (SIGIR2023)
  ☆23Nov 17, 2023Updated 2 years ago
• EugenHotaj / llm_parallelisms.c

  View on GitHub
  LLM training parallelisms (DP, FSDP, TP, PP) in pure C
  ☆26Jan 27, 2026Updated 2 weeks ago
• zzh1996 / ustc-yjs-course

  View on GitHub
  USTC 研究生课程信息和选课名单爬虫
  ☆13Dec 8, 2022Updated 3 years ago
• zrt / thu-xiyi

  View on GitHub
  清华大学宿舍洗衣机空闲提醒小程序
  ☆14Feb 4, 2021Updated 5 years ago
• ethanelle / Branch-Predictors

  View on GitHub
  A branch predictor simulator in C++ that tests 6 different types of branch predictors.
  ☆13Apr 26, 2018Updated 7 years ago
• agdenadel / judson-abstract-algebra-solutions

  View on GitHub
  ☆17Oct 30, 2017Updated 8 years ago
• MiracleHH / RecommPoison

  View on GitHub
  This is the code implementation for the paper "Data Poisoning Attacks to Deep Learning Based Recommender Systems"
  ☆17Sep 8, 2022Updated 3 years ago
• wshenyi / EECS-470-FinalProject

  View on GitHub
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆15Sep 27, 2022Updated 3 years ago