A simple RISC-V CPU written in Verilog.
☆70Mar 16, 2026Updated 2 months ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆88Nov 28, 2019Updated 6 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆96Dec 5, 2019Updated 6 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated last month
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆365Jan 12, 2018Updated 8 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆40Dec 5, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- ☆19Jul 3, 2025Updated 10 months ago
- Development using Verilog programing language and Vivado IDE .☆15Dec 14, 2019Updated 6 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆163Nov 2, 2020Updated 5 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 6 years ago
- Computer Security Fall 2019 by Hsu-Chun Hsiao @ CSIE NTU Taiwan☆23Mar 20, 2021Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- ☆21Oct 19, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 4 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- ☆13May 3, 2023Updated 3 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- HITsz2021 操作系统笔记☆14Jan 22, 2022Updated 4 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- ☆20Feb 11, 2026Updated 3 months ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆196Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 中科大大物实验数据☆14Mar 5, 2022Updated 4 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- 108下 計算機組織 Computer Organization 李毅郎☆11Feb 22, 2021Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Code for my C2022 course☆23Nov 26, 2024Updated last year
- Intel(R) 8051 Instruction Set Simulator☆14Aug 17, 2023Updated 2 years ago
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- “集合与图论”课程学习与复习资料☆14Nov 11, 2024Updated last year
- 基于OpenCV的手写数字识别☆11Jan 10, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆33Jul 22, 2020Updated 5 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- A program that can losslessly compress and decompress files using Huffman Encoding☆14Dec 19, 2018Updated 7 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Updated this week
- RISC-V CPU Core (RV32IM)☆1,719Sep 18, 2021Updated 4 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆437Sep 14, 2023Updated 2 years ago
- A classic implementation of a classic five stage RISC pipeline CPU.☆23Sep 11, 2019Updated 6 years ago