A simple RISC-V CPU written in Verilog.
☆70Mar 16, 2026Updated 2 months ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆89Nov 28, 2019Updated 6 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated last month
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆40Dec 5, 2019Updated 6 years ago
- ☆16Jul 30, 2021Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- ☆21Jul 3, 2025Updated 11 months ago
- Development using Verilog programing language and Vivado IDE .☆15Dec 14, 2019Updated 6 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆166Nov 2, 2020Updated 5 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- Computer Security Fall 2019 by Hsu-Chun Hsiao @ CSIE NTU Taiwan☆23Mar 20, 2021Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- ☆21Oct 19, 2022Updated 3 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- HITsz2021 操作系统笔记☆14Jan 22, 2022Updated 4 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- ☆20Feb 11, 2026Updated 4 months ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- ☆38Dec 8, 2024Updated last year
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆199May 26, 2026Updated 2 weeks ago
- 108下 計算機組織 Computer Organization 李毅郎☆11Feb 22, 2021Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 中科大 2017 级数字电路实验/组成原理实验的同学经验和资料分享☆12Oct 25, 2019Updated 6 years ago
- Intel(R) 8051 Instruction Set Simulator☆14Aug 17, 2023Updated 2 years ago
- Examples of AVR microcontrollers using TCP/IP to do various things.☆18Oct 2, 2019Updated 6 years ago
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- “集合与图论”课程学习与复习资料☆14Nov 11, 2024Updated last year
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- A program that can losslessly compress and decompress files using Huffman Encoding☆14Dec 19, 2018Updated 7 years ago
- Pandas Helper Library for reading and writing DataFrames from and to HBase.☆10Mar 8, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38May 20, 2026Updated 3 weeks ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆438Sep 14, 2023Updated 2 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Adaptive Huffman coding algorithm in Python.☆15Oct 2, 2021Updated 4 years ago
- A classic implementation of a classic five stage RISC pipeline CPU.☆23Sep 11, 2019Updated 6 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- Convert curl to json☆17Apr 6, 2026Updated 2 months ago