A simple RISC-V CPU written in Verilog.
☆70Mar 16, 2026Updated 4 months ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 3 months ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆98Dec 5, 2019Updated 6 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆90Nov 28, 2019Updated 6 years ago
- ☆17Jul 30, 2021Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆43Dec 5, 2019Updated 6 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- Development using Verilog programing language and Vivado IDE .☆14Dec 14, 2019Updated 6 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆172Nov 2, 2020Updated 5 years ago
- ☆21Oct 19, 2022Updated 3 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- HITsz2021 操作系统笔记☆14Jan 22, 2022Updated 4 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- Code for my C2022 course☆23Nov 26, 2024Updated last year
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆200Updated this week
- 中科大大物实验数据☆14Mar 5, 2022Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆20May 29, 2018Updated 8 years ago
- 单周期CPU设计与实现☆15Dec 30, 2022Updated 3 years ago
- 中科大 2017 级数字电路实验/组成原理实验的同学经验和资料分享☆12Oct 25, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Intel(R) 8051 Instruction Set Simulator☆14Aug 17, 2023Updated 2 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- ☆11Apr 29, 2022Updated 4 years ago
- 基于OpenCV的手写数字识别☆11Jan 10, 2017Updated 9 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- A program that can losslessly compress and decompress files using Huffman Encoding☆14Dec 19, 2018Updated 7 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆440Sep 14, 2023Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,755Sep 18, 2021Updated 4 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- A classic implementation of a classic five stage RISC pipeline CPU.☆23Sep 11, 2019Updated 6 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 11 years ago
- ☆11Nov 28, 2022Updated 3 years ago
- 基于Xilinx Basys3的坦克大战游戏和贪吃蛇游戏☆20Jun 21, 2019Updated 7 years ago
- For COD course in USTC, on 2020 Spring, prof. Chao Wang☆10Sep 18, 2020Updated 5 years ago
- HITSZ助手☆29Dec 25, 2020Updated 5 years ago