A simple RISC-V CPU written in Verilog.
☆70Aug 17, 2024Updated last year
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below
Sorting:
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆87Nov 28, 2019Updated 6 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆39Dec 5, 2019Updated 6 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆94Dec 5, 2019Updated 6 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆348Jan 12, 2018Updated 8 years ago
- ☆11Apr 29, 2022Updated 3 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆160Nov 2, 2020Updated 5 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- ☆39Dec 8, 2024Updated last year
- ☆15Jul 30, 2021Updated 4 years ago
- HITsz2021 操作系统笔记☆14Jan 22, 2022Updated 4 years ago
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- Computer Security Fall 2019 by Hsu-Chun Hsiao @ CSIE NTU Taiwan☆23Mar 20, 2021Updated 4 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆34Feb 11, 2026Updated 2 weeks ago
- ☆20Oct 19, 2022Updated 3 years ago
- ☆25Feb 26, 2024Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Development using Verilog programing language and Vivado IDE .☆14Dec 14, 2019Updated 6 years ago
- Code for my C2022 course☆23Nov 26, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 4 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- HITSZ助手☆29Dec 25, 2020Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- ☆35Mar 10, 2021Updated 4 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- ☆33Jul 22, 2020Updated 5 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆30Dec 9, 2021Updated 4 years ago
- Arduino library for accessing the AT24CXXX eeprom☆15Jul 12, 2025Updated 7 months ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆35Jun 9, 2015Updated 10 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year