A simple RISC-V CPU written in Verilog.
☆72Mar 16, 2026Updated 6 months ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 5 months ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆98Dec 5, 2019Updated 6 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆91Nov 28, 2019Updated 6 years ago
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 2 months ago
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆46Dec 5, 2019Updated 6 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- Development using Verilog programing language and Vivado IDE .☆14Dec 14, 2019Updated 6 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆180Nov 2, 2020Updated 5 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 5 years ago
- ☆21Oct 19, 2022Updated 3 years ago
- 使用Rust写的一个简单的文件系统，我的操作系统课程设计作业。☆14Jul 10, 2021Updated 5 years ago
- HITsz2021 操作系统笔记☆14Jan 22, 2022Updated 4 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Computer Security Fall 2019 by Hsu-Chun Hsiao @ CSIE NTU Taiwan☆24Mar 20, 2021Updated 5 years ago
- 陽明交通大學/台灣大學 修課心得😀☆21Jul 7, 2024Updated 2 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 7 years ago
- ☆42Dec 8, 2024Updated last year
- Code for my C2022 course☆23Nov 26, 2024Updated last year
- Assembly samples for stm32☆12Apr 5, 2020Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- 单周期CPU设计与实现☆15Dec 30, 2022Updated 3 years ago
- We built the game "Doodle Jump" on the FPGA (UIUC ECE 385)☆16May 6, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 108下 計算機組織 Computer Organization 李毅郎☆12Feb 22, 2021Updated 5 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 5 years ago
- 造轮子万岁。☆19Mar 21, 2019Updated 7 years ago
- Google's TRex mini game in Verilog on Xilinx Nexys3 FPGA☆12Mar 27, 2020Updated 6 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- ☆12Apr 29, 2022Updated 4 years ago
- A program that can losslessly compress and decompress files using Huffman Encoding☆14Dec 19, 2018Updated 7 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- [ICME2025 Oral]DAGait: Generalized Skeleton-Guided Data Alignment for Gait Recognition☆18Aug 19, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆441Sep 14, 2023Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,791Sep 18, 2021Updated 5 years ago
- ☆34Jul 22, 2020Updated 6 years ago
- “集合与图论”课程学习与复习资料☆12Nov 11, 2024Updated last year
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- ☆23Sep 11, 2026Updated last week
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago