KohakuBlueleaf / HakuTPULinks
An AI accelerator implementation with Xilinx FPGA
☆79Updated 11 months ago
Alternatives and similar repositories for HakuTPU
Users that are interested in HakuTPU are comparing it to the libraries listed below
Sorting:
- ☆117Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆168Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆206Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆214Updated 6 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆159Updated 10 months ago
- Machine-Learning Accelerator System Exploration Tools☆186Updated this week
- ☆61Updated 8 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated this week
- FPGA based Vision Transformer accelerator (Harvard CS205)☆142Updated 10 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆114Updated 5 years ago
- IC implementation of Systolic Array for TPU☆319Updated last year
- ☆233Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆156Updated 10 months ago
- Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit☆172Updated last year
- IC implementation of TPU☆144Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆199Updated 4 months ago
- A Framework for Hardware-Aware LLM Exploration☆37Updated this week
- Hardware accelerator for convolutional neural networks☆60Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆135Updated 10 months ago
- Vector processor for RISC-V vector ISA☆133Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆150Updated 9 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆178Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆238Updated 2 years ago
- Research and Materials on Hardware implementation of Transformer Model☆295Updated 10 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆125Updated 5 months ago
- A Fast, Low-Overhead On-chip Network☆257Updated 3 weeks ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆112Updated 11 months ago
- RISC-V Integration for PYNQ☆180Updated 6 years ago
- ☆40Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago