An AI accelerator implementation with Xilinx FPGA
☆90Jan 29, 2025Updated last year
Alternatives and similar repositories for HakuTPU
Users that are interested in HakuTPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Understand Human Behavior to Align True Needs☆25Jul 11, 2024Updated last year
- ☆19Jul 31, 2024Updated last year
- A simple python package for Neural Network based on numpy☆13Sep 6, 2021Updated 4 years ago
- BigKnow2022: Bringing Language Models Up to Speed☆16Mar 27, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A system for Prompt generation to improve Text-to-Image performance.☆95Feb 7, 2026Updated 4 months ago
- ☆12Dec 15, 2025Updated 6 months ago
- IC implementation of Systolic Array for TPU☆362Oct 21, 2024Updated last year
- Some minimal implementation of some Diffusion Models. Try to use as less code and as simple arch as possible☆21Jan 10, 2025Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆229Aug 4, 2019Updated 6 years ago
- IC implementation of TPU☆155Dec 18, 2019Updated 6 years ago
- This package introduces a perceptual loss implementation based on the modern ConvNeXt architecture.☆30Nov 14, 2024Updated last year
- text-image dataset maker for anime-style images☆104Mar 3, 2025Updated last year
- ☆18Dec 2, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Image Gaussian Splatting☆25Jul 21, 2025Updated 10 months ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- An AI-powered git commit message generator written in python.☆21Feb 16, 2023Updated 3 years ago
- This contains Matlab implementation of Johannes Kopf's image processing paper which deals with the adaptive downsampling of images. It gi…☆23Nov 1, 2017Updated 8 years ago
- Hypernetworks for kohya's sd-scripts☆17May 29, 2023Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆148Jan 20, 2025Updated last year
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆17Jun 24, 2021Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆176Jun 9, 2023Updated 3 years ago
- SoC for muntjac☆13Jun 18, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A SDXL trainer modified from kohya trainer.☆23Dec 3, 2025Updated 6 months ago
- Executable State Dict Recipes☆80May 4, 2026Updated last month
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- A lightweight cluster manager that turns your small fleet of nodes into one powerful computer, using Docker for environment consistency w…☆63May 8, 2026Updated last month
- ComfyUI node of DTG☆84Aug 1, 2024Updated last year
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 7 years ago
- Official repository for VQDM:Accurate Compression of Text-to-Image Diffusion Models via Vector Quantization paper☆34Sep 17, 2024Updated last year
- The repo for: TriHuman: A Real-time and Controllable Tri-plane Representation for Detailed Human Geometry and Appearance Synthesis☆18Nov 15, 2025Updated 7 months ago
- ☆33Aug 9, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- [IEEE/CVF CVPR'2022] "ST-MFNet: A Spatio-Temporal Multi-Flow Network for Frame Interpolation", Duolikun Danier, Fan Zhang, David Bull☆13Oct 9, 2023Updated 2 years ago
- ☆103Jul 13, 2025Updated 11 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- Useful utilities for huggingface☆25Dec 26, 2025Updated 5 months ago
- Superscalar Out-of-Order NPU Design on FPGA☆15May 17, 2024Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- verilog实现systolic array及配套IO☆14Dec 2, 2024Updated last year