Alternatives and similar repositories for tiny-asic-1_58bit-matrix-mul

Users that are interested in tiny-asic-1_58bit-matrix-mul are comparing it to the libraries listed below

• HLSTransform / submission
  ☆89Updated last year
• KohakuBlueleaf / HakuTPU
  An AI accelerator implementation with Xilinx FPGA
  ☆43Updated 3 months ago
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆161Updated 2 weeks ago
• kachris / survey_HA_LLM
  A survey on Hardware Accelerated LLMs
  ☆51Updated 4 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆191Updated 3 months ago
• GATECH-EIC / ShiftAddLLM
  ShiftAddLLM: Accelerating Pretrained LLMs via Post-Training Multiplication-Less Reparameterization
  ☆106Updated 7 months ago
• FlightLLM / flightllm_test_demo
  ☆22Updated last year
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆77Updated last month
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆259Updated 3 months ago
• shailja-thakur / AutoChip
  ☆27Updated 2 months ago
• litex-hub / linux-on-litex-rocket
  Run 64-bit Linux on LiteX + RocketChip
  ☆196Updated 9 months ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆77Updated this week
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆108Updated this week
• embedeep / FREE-TPU-V3plus-for-FPGA
  FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference
  ☆145Updated last year
• rafacelente / bllama
  1.58-bit LLaMa model
  ☆81Updated last year
• pulp-platform / occamy
  A high-efficiency system-on-chip for floating-point compute workloads.
  ☆30Updated 4 months ago
• sfmth / OpenSpike
  Fully opensource spiking neural network accelerator
  ☆146Updated 2 years ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆162Updated 4 months ago
• qleenju / PDPU
  PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
  ☆40Updated 2 years ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆145Updated this week
• hello-eternity / Cyberrio
  ☆39Updated last year
• SeoLabCornell / torch2chip
  Torch2Chip (MLSys, 2024)
  ☆51Updated last month
• cameronshinn / tiny-tpu
  Small-scale Tensor Processing Unit built on an FPGA
  ☆183Updated 5 years ago
• aliemo / transfomers-silicon-research
  Research and Materials on Hardware implementation of Transformer Model
  ☆259Updated 2 months ago
• pulp-platform / ITA
  ☆42Updated 3 weeks ago
• MartaAndronic / NeuraLUT
  NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
  ☆30Updated last month
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆177Updated 3 weeks ago
• thousrm / universal_NPU-CNN_accelerator
  hardware design of universal NPU(CNN accelerator) for various convolution neural network
  ☆119Updated 2 months ago
• astramind-ai / BitMat
  An efficent implementation of the method proposed in "The Era of 1-bit LLMs"
  ☆154Updated 7 months ago
• nkotak / 1.58BitNet
  Experimental BitNet Implementation
  ☆64Updated last year