rejunity / tiny-asic-1_58bit-matrix-mul
Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
☆139Updated last year
Alternatives and similar repositories for tiny-asic-1_58bit-matrix-mul:
Users that are interested in tiny-asic-1_58bit-matrix-mul are comparing it to the libraries listed below
- ☆89Updated last year
- ShiftAddLLM: Accelerating Pretrained LLMs via Post-Training Multiplication-Less Reparameterization☆106Updated 6 months ago
- Machine-Learning Accelerator System Exploration Tools☆158Updated this week
- A high-efficiency system-on-chip for floating-point compute workloads.☆29Updated 3 months ago
- An AI accelerator implementation with Xilinx FPGA☆38Updated 2 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆183Updated 2 months ago
- The Riallto Open Source Project from AMD☆77Updated 2 weeks ago
- Run 64-bit Linux on LiteX + RocketChip☆194Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆105Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆74Updated last week
- ☆126Updated last month
- A survey on Hardware Accelerated LLMs☆50Updated 3 months ago
- Verilog evaluation benchmark for large language model☆250Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆160Updated 3 months ago
- ☆26Updated last month
- PTX-Tutorial Written Purely By AIs (Deep Research of Openai and Claude 3.7)☆65Updated last month
- ☆41Updated 4 months ago
- 1.58-bit LLaMa model☆81Updated last year
- Vector Acceleration IP core for RISC-V*☆175Updated last week
- ☆21Updated last year
- An efficent implementation of the method proposed in "The Era of 1-bit LLMs"☆154Updated 6 months ago
- Inference RWKV v7 in pure C.☆31Updated 3 weeks ago
- ☆145Updated 6 months ago
- DNN Compiler for Heterogeneous SoCs☆36Updated last week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆76Updated 2 months ago
- Self checking RISC-V directed tests☆104Updated last month
- Verilog package manager written in Rust☆143Updated 6 months ago
- Torch2Chip (MLSys, 2024)☆51Updated 3 weeks ago
- ☆44Updated last year
- Experimental BitNet Implementation☆64Updated last year