Alternatives and similar repositories for tiny-asic-1_58bit-matrix-mul

Users that are interested in tiny-asic-1_58bit-matrix-mul are comparing it to the libraries listed below

• HLSTransform / submission
  ☆91Updated last year
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆166Updated last week
• KohakuBlueleaf / HakuTPU
  An AI accelerator implementation with Xilinx FPGA
  ☆46Updated 4 months ago
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆79Updated last month
• GATECH-EIC / ShiftAddLLM
  ShiftAddLLM: Accelerating Pretrained LLMs via Post-Training Multiplication-Less Reparameterization
  ☆108Updated 7 months ago
• kachris / survey_HA_LLM
  A survey on Hardware Accelerated LLMs
  ☆52Updated 4 months ago
• pulp-platform / occamy
  A high-efficiency system-on-chip for floating-point compute workloads.
  ☆35Updated 4 months ago
• FlightLLM / flightllm_test_demo
  ☆23Updated last year
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆200Updated 3 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆165Updated 4 months ago
• astramind-ai / BitMat
  An efficent implementation of the method proposed in "The Era of 1-bit LLMs"
  ☆153Updated 7 months ago
• Cornell-RelaxML / qtip
  ☆130Updated 2 months ago
• nkotak / 1.58BitNet
  Experimental BitNet Implementation
  ☆65Updated 2 weeks ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆108Updated this week
• embedeep / FREE-TPU-V3plus-for-FPGA
  FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference
  ☆146Updated last year
• SeoLabCornell / torch2chip
  Torch2Chip (MLSys, 2024)
  ☆51Updated 2 months ago
• eevaain / tiny-tpu
  A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.
  ☆157Updated 9 months ago
• aliemo / transfomers-silicon-research
  Research and Materials on Hardware implementation of Transformer Model
  ☆264Updated 3 months ago
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆110Updated last week
• pulp-platform / ITA
  ☆47Updated last month
• litex-hub / linux-on-litex-rocket
  Run 64-bit Linux on LiteX + RocketChip
  ☆197Updated 9 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆268Updated 3 months ago
• MartaAndronic / NeuraLUT
  NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
  ☆32Updated 2 months ago
• qleenju / PDPU
  PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
  ☆40Updated 2 years ago
• shailja-thakur / AutoChip
  ☆27Updated 2 months ago
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆144Updated 8 months ago
• tenstorrent / whisper
  ☆43Updated 3 weeks ago
• hahnyuan / PB-LLM
  PB-LLM: Partially Binarized Large Language Models
  ☆152Updated last year
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆145Updated this week
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆79Updated 2 weeks ago