rejunity / tiny-asic-1_58bit-matrix-mulLinks
Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
☆172Updated last year
Alternatives and similar repositories for tiny-asic-1_58bit-matrix-mul
Users that are interested in tiny-asic-1_58bit-matrix-mul are comparing it to the libraries listed below
Sorting:
- ☆117Updated last year
- Machine-Learning Accelerator System Exploration Tools☆186Updated this week
- ShiftAddLLM: Accelerating Pretrained LLMs via Post-Training Multiplication-Less Reparameterization☆111Updated last year
- An AI accelerator implementation with Xilinx FPGA☆79Updated 11 months ago
- The Riallto Open Source Project from AMD☆83Updated 8 months ago
- ☆36Updated 2 years ago
- a mini 2x2 systolic array and PE demo☆66Updated 2 weeks ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Updated 11 months ago
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆192Updated last year
- DNN Compiler for Heterogeneous SoCs☆59Updated 2 weeks ago
- Universal Memory Interface (UMI)☆156Updated 2 weeks ago
- Fully opensource spiking neural network accelerator☆163Updated 2 years ago
- Run 64-bit Linux on LiteX + RocketChip☆208Updated 2 months ago
- This project aims to enable language model inference on FPGAs, supporting AI applications in edge devices and environments with limited r…☆169Updated last year
- Verilog package manager written in Rust☆143Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆246Updated 11 months ago
- Verilog evaluation benchmark for large language model☆361Updated 5 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆80Updated 8 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated this week
- Experimental BitNet Implementation☆73Updated last month
- A survey on Hardware Accelerated LLMs☆61Updated 11 months ago
- LLM Agent for Hardware Description Language☆20Updated 7 months ago
- Open source machine learning accelerators☆394Updated last year
- Research and Materials on Hardware implementation of Transformer Model☆295Updated 10 months ago
- ☆40Updated 9 months ago
- ☆61Updated 8 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆208Updated 3 weeks ago
- Communication framework for RTL simulation and emulation.☆307Updated 3 weeks ago
- NeuraLUT-Assemble☆46Updated 4 months ago
- Open-source RTL logic simulator with CUDA acceleration☆247Updated 3 months ago