Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
☆197Apr 19, 2024Updated 2 years ago
Alternatives and similar repositories for tiny-asic-1_58bit-matrix-mul
Users that are interested in tiny-asic-1_58bit-matrix-mul are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆46May 5, 2023Updated 3 years ago
- RISC-V-based many-core neuromorphic architecture☆18Updated this week
- A sleek, customizable interface for managing LLMs with responsive design and easy agent personalization.☆19Aug 30, 2024Updated 2 years ago
- Yet another frontend for LLM, written using .NET and WinUI 3☆11Sep 14, 2025Updated last year
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 1.58-bit LLaMa model☆84Apr 3, 2024Updated 2 years ago
- "Finding Reusable Instructions via E-Graph Anti-Unification", ASPLOS'26☆12Feb 25, 2026Updated 8 months ago
- ☆22Oct 12, 2026Updated 3 weeks ago
- Experiments with BitNet inference on CPU☆56Apr 1, 2024Updated 2 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated 2 months ago
- An RTL-level, Chipyard-compatible DRAM simulator model for high fidelity memory simulations.☆13Jan 4, 2026Updated 10 months ago
- SCENIC: Stream Computation-Enhanced SmartNIC☆16Apr 16, 2026Updated 6 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15Jun 10, 2026Updated 4 months ago
- TerDiT: Ternary Diffusion Models with Transformers☆80Jun 17, 2024Updated 2 years ago
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated 2 years ago
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆12Oct 7, 2023Updated 3 years ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆45Jul 10, 2026Updated 3 months ago
- An efficent implementation of the method proposed in "The Era of 1-bit LLMs"☆153Oct 15, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Digital Design Equivalence Checking☆114Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆648Updated this week
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- Experimental BitNet Implementation☆73Nov 27, 2025Updated 11 months ago
- My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA☆13Jun 26, 2018Updated 8 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆73May 4, 2026Updated 5 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆34May 4, 2025Updated last year
- This is the accompanying code for our arxiv pre-print: "BoolNet: Minimizing the Energy Consumption of Binary Neural Networks"☆11Sep 17, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- ☆49Dec 28, 2023Updated 2 years ago
- An AI accelerator implementation with Xilinx FPGA☆140Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- ☆46Oct 21, 2025Updated last year
- Posit Arithmetic Cores generated with FloPoCo☆31May 8, 2026Updated 5 months ago