rejunity / tiny-asic-1_58bit-matrix-mulLinks
Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
☆175Updated last year
Alternatives and similar repositories for tiny-asic-1_58bit-matrix-mul
Users that are interested in tiny-asic-1_58bit-matrix-mul are comparing it to the libraries listed below
Sorting:
- ☆119Updated 2 years ago
- Machine-Learning Accelerator System Exploration Tools☆198Updated this week
- An AI accelerator implementation with Xilinx FPGA☆81Updated last year
- The Riallto Open Source Project from AMD☆84Updated 10 months ago
- ShiftAddLLM: Accelerating Pretrained LLMs via Post-Training Multiplication-Less Reparameterization☆112Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆250Updated last year
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Updated last year
- ☆38Updated 2 years ago
- A survey on Hardware Accelerated LLMs☆61Updated last year
- DNN Compiler for Heterogeneous SoCs☆60Updated this week
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆194Updated last year
- Fully opensource spiking neural network accelerator☆166Updated 2 years ago
- a mini 2x2 systolic array and PE demo☆69Updated last month
- Run 64-bit Linux on LiteX + RocketChip☆209Updated 4 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆86Updated 10 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆226Updated 3 weeks ago
- Verilog evaluation benchmark for large language model☆372Updated 6 months ago
- Torch2Chip (MLSys, 2024)☆55Updated 10 months ago
- Open source version of ArchGym project.☆125Updated 9 months ago
- Universal Memory Interface (UMI)☆157Updated this week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆104Updated 3 weeks ago
- First Open-Source Industry-Specific Model for Semiconductors☆394Updated 9 months ago
- NeuraLUT-Assemble☆47Updated 5 months ago
- Verilog package manager written in Rust☆146Updated last year
- ☆64Updated 9 months ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆170Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆255Updated 4 months ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆287Updated this week
- Research and Materials on Hardware implementation of Transformer Model☆298Updated 11 months ago