Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
☆196Apr 19, 2024Updated 2 years ago
Alternatives and similar repositories for tiny-asic-1_58bit-matrix-mul
Users that are interested in tiny-asic-1_58bit-matrix-mul are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- Experiments with BitNet inference on CPU☆56Apr 1, 2024Updated 2 years ago
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated last month
- 1.58-bit LLaMa model☆84Apr 3, 2024Updated 2 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A sleek, customizable interface for managing LLMs with responsive design and easy agent personalization.☆19Aug 30, 2024Updated 2 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆120Sep 15, 2026Updated last week
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- An efficent implementation of the method proposed in "The Era of 1-bit LLMs"☆154Oct 15, 2024Updated last year
- 2D Systolic Array Multiplier☆34Aug 22, 2026Updated last month
- ☆71Jul 11, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆639Sep 14, 2026Updated last week
- ☆16Jan 18, 2025Updated last year
- synthesiseable ieee 754 floating point library in verilog☆757Mar 13, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆44Sep 10, 2026Updated 2 weeks ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- ☆49Dec 28, 2023Updated 2 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- Experimental BitNet Implementation☆73Nov 27, 2025Updated 9 months ago
- A stable, fast and easy-to-use inference library with a focus on a sync-to-async API☆46Sep 26, 2024Updated last year
- Repository to store all design and testbench files for Senior Design☆23Apr 16, 2020Updated 6 years ago
- My Implementation of Q-Sparse: All Large Language Models can be Fully Sparsely-Activated☆36Aug 14, 2024Updated 2 years ago
- ☆15Dec 21, 2025Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LLM-powered lossless compression tool☆320Jun 16, 2026Updated 3 months ago
- Chisel RISC-V Vector 1.0 Implementation☆158Sep 3, 2026Updated 3 weeks ago
- Demonstrative implementation of a 3D reconstruction and automatic segmentation routine in Python which can be applied to SEM image sequen…☆17Aug 9, 2026Updated last month
- The DPAB-α Benchmark☆32Jan 15, 2025Updated last year
- Offical implementation of High-Performance Temporal Reversible Spiking Neural Networks with $O(L)$ Training Memory and $O(1)$ Inference C…☆23Feb 3, 2026Updated 7 months ago
- a lightweight, open-source blueprint for building powerful and scalable LLM chat applications☆28Jun 7, 2024Updated 2 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- A repository for research on medium sized language models.☆78May 23, 2024Updated 2 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆72May 4, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Apr 11, 2024Updated 2 years ago
- Code for the paper "QMoE: Practical Sub-1-Bit Compression of Trillion-Parameter Models".☆279Nov 3, 2023Updated 2 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Implementation of "BitNet: Scaling 1-bit Transformers for Large Language Models" in pytorch☆1,946Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆120Nov 26, 2025Updated 9 months ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆20Mar 19, 2025Updated last year
- Verilog implementation of Softmax function☆82Jul 27, 2022Updated 4 years ago