muhammedkocaoglu / mystic_riscv64View external linksLinks
64-bit RISC-V processor
☆16Nov 30, 2022Updated 3 years ago
Alternatives and similar repositories for mystic_riscv64
Users that are interested in mystic_riscv64 are comparing it to the libraries listed below
Sorting:
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆35Mar 13, 2022Updated 3 years ago
- Find mDNS Terminal with Android☆13Feb 5, 2023Updated 3 years ago
- Play for Windows☆67Apr 14, 2023Updated 2 years ago
- 8 bit binary displayed as hex on two 7 segment displays (a bus monitor)☆10Feb 10, 2024Updated 2 years ago
- SystemVerilog examples for a digital design course☆13Mar 30, 2021Updated 4 years ago
- VHDL Implementation☆13Oct 9, 2014Updated 11 years ago
- Simple Python/C++ based program made to plot simple digital signal encodings like NRZ-L, NRZ-I, RZ, Bipolar, Manchester and Differential…☆10Dec 6, 2021Updated 4 years ago
- ☆13Dec 2, 2025Updated 2 months ago
- ☆10Feb 3, 2017Updated 9 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Nov 19, 2023Updated 2 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 5 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- ☆14Apr 28, 2015Updated 10 years ago
- This repository is created to share the R scripts of 3 day online workshop, organized by Metu Stats Club☆12Feb 8, 2021Updated 5 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Oct 16, 2021Updated 4 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated last year
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Intel HEX file parser (state machine based, support variable input length)☆12Dec 13, 2020Updated 5 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- Arduino Library for Goodie GT911 Touch Screen Driver☆13Mar 18, 2021Updated 4 years ago
- ☆12Mar 1, 2021Updated 4 years ago
- 4 bit CPU (logisim, verilog)☆14Nov 26, 2021Updated 4 years ago
- A collection of core generators to use with FuseSoC☆17Aug 23, 2024Updated last year
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 8 months ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆19Jan 21, 2022Updated 4 years ago
- ☆20Feb 3, 2026Updated 2 weeks ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- Classic Blink test for MIK32 AMUR by AO Mikron. Uses Makefile instead of VSCode.☆16May 1, 2025Updated 9 months ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆15Aug 24, 2023Updated 2 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 2 months ago
- Simple SPI-based communication between FPGA and MCU, using EP4CE15 and STM32F407 as an example☆13Feb 16, 2024Updated 2 years ago
- ☆12Apr 5, 2021Updated 4 years ago
- Cheat Sheets☆11Aug 31, 2019Updated 6 years ago
- ☆15Nov 26, 2025Updated 2 months ago
- Unified RISC-V Access Platform project repository☆21Jan 12, 2026Updated last month
- ST-Link V2 ITM trace utility☆25Apr 29, 2013Updated 12 years ago