muhammedkocaoglu / mystic_riscv64Links
64-bit RISC-V processor
☆16Updated 2 years ago
Alternatives and similar repositories for mystic_riscv64
Users that are interested in mystic_riscv64 are comparing it to the libraries listed below
Sorting:
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- ☆15Updated 2 years ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- ☆12Updated 2 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- ☆13Updated 3 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- opensource EDA tool flor VLSI design☆33Updated last year
- ☆41Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Static Timing Analysis Full Course☆56Updated 2 years ago
- ☆19Updated last year
- KASIRGA-GUN | RV32IMCX☆12Updated 9 months ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆61Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- ☆10Updated 2 years ago
- ☆17Updated 2 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆35Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago