muhammedkocaoglu / mystic_riscv64
64-bit RISC-V processor
☆12Updated last year
Related projects ⓘ
Alternatives and complementary repositories for mystic_riscv64
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆12Updated last year
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆19Updated last year
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆15Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆18Updated 2 years ago
- ☆15Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- ☆16Updated last year
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆29Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- Basic RISC-V Test SoC☆104Updated 5 years ago
- Lecture about FIR filter on an FPGA☆13Updated 6 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆53Updated 2 weeks ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆68Updated 11 months ago
- SystemVerilog Tutorial☆114Updated 11 months ago
- ☆12Updated 2 years ago
- ☆36Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated 2 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆9Updated 2 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆31Updated 2 years ago
- Verilog HDL files☆100Updated 5 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆52Updated last year