☆11Apr 27, 2022Updated 4 years ago
Alternatives and similar repositories for Advance-C-Workshop
Users that are interested in Advance-C-Workshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Jan 9, 2023Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- ☆14Sep 8, 2019Updated 7 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CONNECT: CONfigurable NEtwork Creation Tool☆11Sep 5, 2022Updated 4 years ago
- 💥 Tiny 9M MoEs with Dynamic Routing☆13May 29, 2024Updated 2 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Collection of different communication methods for chip mulitprocessors☆13Jul 20, 2026Updated 3 months ago
- note about IC knowledge☆10Sep 7, 2022Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 5 years ago
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- ☆13Jan 26, 2021Updated 5 years ago
- ☆19Dec 2, 2017Updated 8 years ago
- Sthaan uses AI to create digital addresses with local language support in voice/text, making it easier for people to find and reach locat…☆12Nov 17, 2024Updated last year
- ☆11Aug 1, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 11 months ago
- Website that helps you to grind leetcode based on your previous activity☆11Oct 23, 2021Updated 5 years ago
- RTL generator for SpGEMM☆13Feb 2, 2021Updated 5 years ago
- uvx is now uvenv☆16Dec 4, 2024Updated last year
- Netrace: a network packet trace reader☆16Jun 16, 2014Updated 12 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- Code and setup information for Introduction to Machine Learning with Spark☆12Sep 4, 2015Updated 11 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- ☆11Mar 1, 2022Updated 4 years ago
- WPA/PSK rawkey generator as in https://www.wireshark.org/tools/wpa-psk.html☆10Nov 21, 2016Updated 9 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆14Mar 5, 2017Updated 9 years ago
- ☆11Oct 27, 2026Updated last week
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- An open platform for training, serving, and evaluating large language models. Release repo for Vicuna and FastChat-T5.☆11May 26, 2023Updated 3 years ago