Alternatives and similar repositories for Flappy-Bird-SFML-Learning

Users that are interested in Flappy-Bird-SFML-Learning are comparing it to the libraries listed below

• Tan-YiFan / DigitalLogic-Autumn2020
  复旦大学 数字逻辑与部件设计实验 2020秋
  ☆53Updated 3 years ago
• y0fy / CO-lab-material-CQU
  重庆大学计算机组成原理、硬件综合设计实验材料
  ☆39Updated 4 years ago
• EricJin2002 / UCAS-CA-2022
  一个单发射五级静态流水CPU，采用龙芯32位精简版指令集，支持异常和中断处理，使用AXI总线接口，已集成TLB模块
  ☆16Updated 2 years ago
• TCL606 / MipsPipeline
  Mips五级流水线CPU
  ☆46Updated 2 years ago
• FDUCSLG / Arch-2022Spring-FDU
  ☆10Updated 3 years ago
• LSTM-Kirigaya / ComputerDesignExperiment
  计算机组成原理的实验，包括单周期CPU和五级流水线CPU的verilog实现
  ☆39Updated 4 years ago
• JiazhenZhao02091 / nju-ics2022
  南京大学2022春季PA实验
  ☆14Updated 2 years ago
• BoChen-Ye / Tiny_LeViT_Hardware_Accelerator
  This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.
  ☆26Updated last year
• chsgcxy / messy_notes
  all kind of notes, I maybe sort this in the future
  ☆13Updated 3 months ago
• nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flow
  中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
  ☆29Updated 5 years ago
• TheRainstorm / PiplineMIPS
  A 5-level pipelined MIPS CPU with branch prediction and great cache.
  ☆18Updated 4 years ago
• suisuisi / FPGAandGames
  FPGA实现各种小游戏，学习并快乐着
  ☆78Updated 3 years ago
• Lyncien / RISC-V-32I
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆85Updated 6 years ago
• synxlin / mips-cpu
  The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)
  ☆19Updated last year
• guanrenyang / Tiny-TPU
  ☆10Updated 2 years ago
• Relaxed-System-Lab / HKUST-COMP6211J-2025fall
  ☆20Updated 3 weeks ago
• bheemhh1 / 3D_NoC
  Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures
  ☆12Updated 6 years ago
• cebarobot / UCAS-CALab-mycpu_axi_verify
  计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15
  ☆21Updated 5 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆52Updated 4 years ago
• happysnaker / Gobang
  大一课设，一款AI五子棋项目，C++新手项目实践 — 智能人机五子棋对战。
  ☆115Updated 3 years ago
• qing-2 / CPU
  单周期 8指令 MIPS32CPU
  ☆94Updated 3 years ago
• wzp21142 / mips-cpu-and-microsystem
  基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…
  ☆16Updated 4 years ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆32Updated 3 years ago
• BiEchi / chipyard
  ☆10Updated 4 years ago
• CQU-CS-LABs / CO-lab-material-CQU
  重庆大学计算机组成原理、硬件综合设计实验材料。
  ☆13Updated 2 years ago
• pinchenjohnny / Distributed_System_Architecture
  高级计算机体系结构2020，吴俊敏老师，中科大研究生课程
  ☆73Updated last year
• spokeyjoe / LoongArchCPU
  A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
  ☆31Updated last year
• rave1sking / single_cycle_RISCV_CPU_Design-32bit
  Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
  ☆42Updated 5 years ago
• 15947470421 / digital_IC_experiment
  我设计了一些数字集成电路的教学实验，供大家学习~
  ☆34Updated 11 months ago
• yuankong11 / MIPS_CPU
  一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU
  ☆11Updated 6 years ago