Little RISC-V 3-stage Pipeline CPU
☆16Jun 14, 2021Updated 4 years ago
Alternatives and similar repositories for LittleChip
Users that are interested in LittleChip are comparing it to the libraries listed below
Sorting:
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆19Apr 17, 2021Updated 4 years ago
- ☆30Aug 6, 2018Updated 7 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 9 months ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- Resources for recent AI systems (deployment concerns, cost and accessibility). -- closed☆12May 29, 2021Updated 4 years ago
- Deep Spiking Convolutional Neural Network for Epilepsy Detection☆11May 14, 2020Updated 5 years ago
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 6 years ago
- ☆12Dec 11, 2023Updated 2 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 7 years ago
- 重庆大学计算机组成原理、硬件综合设计实验材料☆42Jan 16, 2021Updated 5 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope☆14Sep 5, 2025Updated 5 months ago
- ☆10Dec 28, 2020Updated 5 years ago
- ☆15Mar 24, 2023Updated 2 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Alkaid-SDVRP: An Efficient Open-Source Solver for the Vehicle Routing Problem with Split Deliveries☆14Nov 25, 2024Updated last year
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- Simulation of movement of a human character using forward and inverse kinematics☆14May 22, 2016Updated 9 years ago
- Netrace: a network packet trace reader☆14Jun 16, 2014Updated 11 years ago
- This repository contains the code to solve rectilinear packing problem☆14Dec 15, 2020Updated 5 years ago
- This repository contains the implementation of RISC-V Single Cycle Cores done by Undergraduate Students by using CHISEL and Functional Pr…☆10Oct 12, 2022Updated 3 years ago
- 重庆大学计算机学院2018级计算机体系结构cache设计☆11Jan 4, 2021Updated 5 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Performance and diagnostic tools for Arm CMN on-chip interconnects☆23Jan 28, 2026Updated last month
- Build a spiking convolutional neural network in tensorflow for image recognitioon tasks☆11Apr 9, 2019Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- PyTorch Tutorial at the LOD2021 conference☆21Oct 7, 2021Updated 4 years ago
- Reinforcing Long-Term Performance in Recommender Systems with User-Oriented Exploration Policy (SIGIR 2024)☆14Oct 6, 2024Updated last year
- a high performance system for customized-precision distributed deep learning☆12Dec 10, 2020Updated 5 years ago
- This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…☆15Sep 7, 2025Updated 5 months ago
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- stm32 HAL库使用内部RAM模拟U盘升级☆13Dec 4, 2020Updated 5 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago