Little RISC-V 3-stage Pipeline CPU
☆16Jun 14, 2021Updated 4 years ago
Alternatives and similar repositories for LittleChip
Users that are interested in LittleChip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆72Feb 14, 2023Updated 3 years ago
- ☆30Aug 6, 2018Updated 7 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆19Apr 17, 2021Updated 4 years ago
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 7 years ago
- FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope☆14Sep 5, 2025Updated 6 months ago
- Simulation of movement of a human character using forward and inverse kinematics☆14May 22, 2016Updated 9 years ago
- This repository contains the code to solve rectilinear packing problem☆14Dec 15, 2020Updated 5 years ago
- Resources for recent AI systems (deployment concerns, cost and accessibility). -- closed☆12May 29, 2021Updated 4 years ago
- Deep Spiking Convolutional Neural Network for Epilepsy Detection☆11May 14, 2020Updated 5 years ago
- Build a spiking convolutional neural network in tensorflow for image recognitioon tasks☆11Apr 9, 2019Updated 6 years ago
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 6 years ago
- ☆12Dec 11, 2023Updated 2 years ago
- This is a collection of works and information on neuromorphic/ neuro-inspired computing.☆18Nov 16, 2019Updated 6 years ago
- stm32 HAL库使用内 部RAM模拟U盘升级☆13Dec 4, 2020Updated 5 years ago
- Allows to quickly create and link xournal++ files☆16Oct 1, 2023Updated 2 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- CARLsim is an efficient, easy-to-use, GPU-accelerated software framework for simulating large-scale spiking neural network (SNN) models w…☆17May 17, 2022Updated 3 years ago
- opencore config m710q...☆12Feb 5, 2021Updated 5 years ago
- OpenCore Mac OS EFI configuration☆13Oct 6, 2024Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- Convolutional spiking neural network implementing STDP☆22Nov 2, 2022Updated 3 years ago
- a high performance system for customized-precision distributed deep learning☆12Dec 10, 2020Updated 5 years ago
- Send and receive data by sound wave。通过声波发送和接收数据（声波通信、声音通信）。使用快速傅里叶变换获取声音频率，然后对频率进行分段编码，可支持任意字符。☆18Dec 18, 2022Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- OpenCore for ThinkCentre M710 Tiny (10MQS1V200)☆19Sep 17, 2023Updated 2 years ago
- A project on Digital Signal Processing as a part of B.Tech Sem VI☆27May 10, 2017Updated 8 years ago
- A Photo and Video Gallery Written in Flask☆22Feb 26, 2026Updated 3 weeks ago
- ☆35Mar 16, 2022Updated 4 years ago
- Skeleton Graph Convolution Network is based on the Deep Graph Library and inspired by ST-GCN network designing.☆16May 11, 2019Updated 6 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- 🔥 🔥 🔥 经典排序算法可视化（Python+Java版本）☆20Sep 23, 2023Updated 2 years ago
- things about Verilog hardware description language☆17Sep 18, 2018Updated 7 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆13Aug 9, 2019Updated 6 years ago
- A low-cost, open-source rotary inverted pendulum.☆29Dec 26, 2024Updated last year
- ☆14Sep 8, 2019Updated 6 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 10 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago