v00id852 / LittleChipLinks
Little RISC-V 3-stage Pipeline CPU
☆17Updated 4 years ago
Alternatives and similar repositories for LittleChip
Users that are interested in LittleChip are comparing it to the libraries listed below
Sorting:
- Network on Chip Simulator☆282Updated this week
- Deep Learning Accelerator (Convolution Neural Networks)☆188Updated 7 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆163Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago
- ☆170Updated 3 weeks ago
- ☆113Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆197Updated 5 years ago
- 数字IC设计 学习笔记☆145Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- IC implementation of Systolic Array for TPU☆260Updated 8 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆124Updated 2 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆217Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- Collect some IC textbooks for learning.☆148Updated 2 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆116Updated 12 years ago
- ☆42Updated 4 years ago
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆161Updated last month
- note about IC knowledge☆9Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆185Updated 2 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆192Updated 5 years ago
- ☆63Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆445Updated last week
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- AXI协议规范中文翻译版☆153Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆103Updated 4 months ago