☆18Dec 2, 2017Updated 8 years ago
Alternatives and similar repositories for verilog-general-guide
Users that are interested in verilog-general-guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All the verilog code I wrote in hardware Course☆10Sep 22, 2019Updated 6 years ago
- QSC Tech Recruitment 2020 Autumn Round Two☆10Oct 4, 2020Updated 5 years ago
- ☆16Mar 18, 2025Updated last year
- gem5 相关中文笔记☆16Dec 2, 2021Updated 4 years ago
- C-like language compiler, the final project of ZJU Compiler Principle course☆42Oct 9, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Project for ZJU-Game-2021☆10Sep 20, 2021Updated 4 years ago
- 用于研读LevelDB源码时进行注释，持续更 新☆12Feb 23, 2023Updated 3 years ago
- 记录了在三本软工两年来的课程资料，进击吧少年☆10Dec 10, 2022Updated 3 years ago
- ☆22Nov 3, 2025Updated 8 months ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago
- RTL + Verfication + Synthesis + APR☆11Jul 18, 2018Updated 7 years ago
- RTL + Synthesis + APR☆11Aug 3, 2025Updated 11 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- FPGA-based ball-maze game, Digital Logic Design course project.☆11Sep 25, 2018Updated 7 years ago
- 基于 jieba-rs 的中文分词插件☆12Nov 1, 2025Updated 8 months ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- os lectures 2022 spring☆10Aug 25, 2025Updated 10 months ago
- Scratchpad about Linux, Compiler and Virtualization☆83Jun 21, 2026Updated 2 weeks ago
- 数字逻辑课程资料☆12Dec 28, 2017Updated 8 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- 基于RISC-V的仿Linux操作系统内核☆13Aug 21, 2022Updated 3 years ago
- Predictive-Corrective Incompressible SPH paper implementation☆14May 13, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Linux下的dnw工具（命令行版），包括依赖驱动的dnw和不用驱动的dnw2（使用libusb）☆21Jan 26, 2015Updated 11 years ago
- ☆10Apr 17, 2021Updated 5 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 2 months ago
- My solution for labs of MIT-6.004-computation-Construction spring 20.The materials of the course can be found here//6004.mit.edu/web/spri…☆14Mar 29, 2020Updated 6 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- [deprecated, moving to https://github.com/JanJoris/oh-my-posh] a easy to use powershell theme manager☆10Aug 21, 2016Updated 9 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆15Jun 30, 2026Updated last week
- DirectX linux drivers for GPU-PV (dkms)☆15Aug 27, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆16May 22, 2025Updated last year