☆18Dec 2, 2017Updated 8 years ago
Alternatives and similar repositories for verilog-general-guide
Users that are interested in verilog-general-guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All the verilog code I wrote in hardware Course☆10Sep 22, 2019Updated 6 years ago
- Summaries for some courses in ZJU☆63Jun 30, 2020Updated 6 years ago
- ☆16Mar 18, 2025Updated last year
- A Ray-based LLM server compatible with OpenAI API☆12Mar 12, 2024Updated 2 years ago
- C-like language compiler, the final project of ZJU Compiler Principle course☆42Oct 9, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- 用于研读LevelDB源码时进行注释，持续更新☆12Feb 23, 2023Updated 3 years ago
- Project for ZJU-Game-2021☆10Sep 20, 2021Updated 4 years ago
- ☆22Nov 3, 2025Updated 8 months ago
- gem5 相关中文笔记☆16Dec 2, 2021Updated 4 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago
- ☆10Apr 17, 2021Updated 5 years ago
- FPGA-based ball-maze game, Digital Logic Design course project.☆11Sep 25, 2018Updated 7 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Scratchpad about Linux, Compiler and Virtualization☆83Updated this week
- 数字逻辑课程资料☆12Dec 28, 2017Updated 8 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆22Apr 22, 2025Updated last year
- 基于RISC-V的仿Linux操作系统内核☆13Aug 21, 2022Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 3 months ago
- My solution for labs of MIT-6.004-computation-Construction spring 20.The materials of the course can be found here//6004.mit.edu/web/spri…☆14Mar 29, 2020Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ☆14Sep 8, 2019Updated 6 years ago
- Mutual Exclusion (mutex) object for JavaScript.☆14Jul 16, 2020Updated 6 years ago
- DirectX linux drivers for GPU-PV (dkms)☆16Aug 27, 2023Updated 2 years ago
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- ☆16Aug 17, 2023Updated 2 years ago
- A minimal imgui project template☆10Feb 6, 2023Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- A reasonably performing MD5 implementation in pure Haskell☆12Jun 23, 2026Updated last month
- ☆15Mar 24, 2023Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆238Jul 3, 2026Updated 3 weeks ago
- ☆10Dec 28, 2020Updated 5 years ago
- GNC is Not C. It is intended for a better and more effective c language.☆19Jan 15, 2022Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago