☆18Dec 2, 2017Updated 8 years ago
Alternatives and similar repositories for verilog-general-guide
Users that are interested in verilog-general-guide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All the verilog code I wrote in hardware Course☆10Sep 22, 2019Updated 6 years ago
- QSC Tech Recruitment 2020 Autumn Round Two☆10Oct 4, 2020Updated 5 years ago
- Summaries for some courses in ZJU☆63Jun 30, 2020Updated 5 years ago
- ☆16Mar 18, 2025Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Project for ZJU-Game-2021☆10Sep 20, 2021Updated 4 years ago
- 记录了在三本软工两年来的课程资料，进击吧少年☆10Dec 10, 2022Updated 3 years ago
- ☆22Nov 3, 2025Updated 7 months ago
- A Multipart upload solution on Android, including notification and network change.☆15Sep 15, 2019Updated 6 years ago
- A Ray-based LLM server compatible with OpenAI API☆12Mar 12, 2024Updated 2 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago
- RTL + Verfication + Synthesis + APR☆11Jul 18, 2018Updated 7 years ago
- RTL + Synthesis + APR☆11Aug 3, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A VSCode theme designed for macOS Dark Mode☆10Apr 1, 2022Updated 4 years ago
- Auto generation of sing-box rulesets☆30Updated this week
- FPGA-based ball-maze game, Digital Logic Design course project.☆11Sep 25, 2018Updated 7 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- Scratchpad about Linux, Compiler and Virtualization☆82Updated this week
- 数字逻辑课程资料☆12Dec 28, 2017Updated 8 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- 基于RISC-V的仿Linux操作系统内核☆13Aug 21, 2022Updated 3 years ago
- ☆22Apr 22, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 基于 Touying 的上海交通大学 Typst 幻灯片模板 (Typst Slide Theme for SJTU Based on Touying)☆25Jan 27, 2026Updated 4 months ago
- Linux下的dnw工具（命令行版），包括依赖驱动的dnw和不用驱动的dnw2（使用libusb）☆20Jan 26, 2015Updated 11 years ago
- ☆10Apr 17, 2021Updated 5 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated last month
- My solution for labs of MIT-6.004-computation-Construction spring 20.The materials of the course can be found here//6004.mit.edu/web/spri…☆14Mar 29, 2020Updated 6 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- [deprecated, moving to https://github.com/JanJoris/oh-my-posh] a easy to use powershell theme manager☆10Aug 21, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Jun 9, 2026Updated last week
- DirectX linux drivers for GPU-PV (dkms)☆15Aug 27, 2023Updated 2 years ago
- ☆14Sep 8, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago