ZJUArch / verilog-general-guideView external linksLinks
☆18Dec 2, 2017Updated 8 years ago
Alternatives and similar repositories for verilog-general-guide
Users that are interested in verilog-general-guide are comparing it to the libraries listed below
Sorting:
- All the verilog code I wrote in hardware Course☆10Sep 22, 2019Updated 6 years ago
- QSC Tech Recruitment 2020 Autumn Round Two☆10Oct 4, 2020Updated 5 years ago
- ☆16Mar 18, 2025Updated 10 months ago
- Summaries for some courses in ZJU☆62Jun 30, 2020Updated 5 years ago
- ☆22Nov 3, 2025Updated 3 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- A reference book on System-on-Chip Design☆40Jun 16, 2025Updated 7 months ago
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- C-like language compiler, the final project of ZJU Compiler Principle course☆44Oct 9, 2022Updated 3 years ago
- The Movement Analysis Engine is able to analyze movements and provide events based on a described movements sequence (Labanotation). The …☆10Jan 6, 2020Updated 6 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆10Apr 17, 2021Updated 4 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 3 years ago
- ☆12Sep 18, 2024Updated last year
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Official implementation of Siggraph 2025 paper "Transforming Unstructured Hair Strands into Procedural Hair Grooms"☆20Oct 6, 2025Updated 4 months ago
- A tool to decompress and convert Starfield save games to JSON format☆14Sep 30, 2024Updated last year
- The LaTeX+Node.js template for my cover letter. They automatically generate PDF files.☆12May 27, 2024Updated last year
- 记录了在三本软工两年来的课程资料，进击吧少年☆10Dec 10, 2022Updated 3 years ago
- A NEAR contract for managing necessary data of an appchain of Octopus Network, which provides security and governance capabilities for th…☆14Jan 5, 2025Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ☆12May 7, 2022Updated 3 years ago
- ☆10Sep 4, 2017Updated 8 years ago
- ☆13Aug 7, 2023Updated 2 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- ☆15Dec 9, 2025Updated 2 months ago
- ZJU场馆预约☆45Apr 20, 2023Updated 2 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 4 years ago
- (elastic) cuckoo hashing☆15Jun 20, 2020Updated 5 years ago
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 10 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last week