☆18Dec 2, 2017Updated 8 years ago
Alternatives and similar repositories for verilog-general-guide
Users that are interested in verilog-general-guide are comparing it to the libraries listed below
Sorting:
- All the verilog code I wrote in hardware Course☆10Sep 22, 2019Updated 6 years ago
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- ☆16Mar 18, 2025Updated 11 months ago
- Summaries for some courses in ZJU☆63Jun 30, 2020Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆39Jun 16, 2025Updated 8 months ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 9 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- A tool to decompress and convert Starfield save games to JSON format☆15Sep 30, 2024Updated last year
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- 记录了在三本软工两年来的课程资料，进击吧少年☆10Dec 10, 2022Updated 3 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- Official implementation of Siggraph 2025 paper "Transforming Unstructured Hair Strands into Procedural Hair Grooms"☆21Oct 6, 2025Updated 5 months ago
- ☆10Sep 4, 2017Updated 8 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- The LaTeX+Node.js template for my cover letter. They automatically generate PDF files.☆12May 27, 2024Updated last year
- ☆10Apr 17, 2021Updated 4 years ago
- ☆12May 7, 2022Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- ☆13Aug 7, 2023Updated 2 years ago
- ☆12Sep 18, 2024Updated last year
- Chisel Learning Journey☆109Apr 5, 2023Updated 2 years ago
- ZJU场馆预约☆45Apr 20, 2023Updated 2 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago