ZJUArch / verilog-general-guideLinks
☆18Updated 7 years ago
Alternatives and similar repositories for verilog-general-guide
Users that are interested in verilog-general-guide are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆35Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last month
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated last year
- CQU Dual Issue Machine☆37Updated last year
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- My knowledge base☆71Updated last week
- This repository is used to release the experimental assignments of Computer Architecture Course from USTC☆39Updated 6 years ago
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆118Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Updated 7 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆125Updated last month
- ☆17Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- Yet another toy CPU.☆92Updated last year
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆108Updated 6 years ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆24Updated last year
- Implementing the Precise Runahead (HPCA'20) in gem5☆12Updated 2 years ago
- Naïve MIPS32 SoC implementation☆117Updated 5 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- Project template for Artix-7 based Thinpad board☆52Updated last month
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- 龙芯杯21个人赛作品☆35Updated 4 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- ☆62Updated 3 weeks ago
- ☆35Updated 6 years ago