Alternatives and similar repositories for verilog-general-guide:

Users that are interested in verilog-general-guide are comparing it to the libraries listed below

• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆46Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆46Updated 3 months ago
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆77Updated 7 months ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 3 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆48Updated 3 years ago
• cnyangkun / nscscc2018
  nscscc2018
  ☆26Updated 6 years ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆74Updated last year
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆14Updated 2 weeks ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆34Updated 3 years ago
• miaochenlu / Gem5_tutorials
  ☆18Updated last year
• tsreaper / verilog-gobang-game-with-ai
  My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University
  ☆12Updated 7 years ago
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆35Updated 7 months ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆56Updated 2 years ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆32Updated last year
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆38Updated 6 years ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆48Updated 4 years ago
• JamesAslan / MicroArchBench
  ☆64Updated 3 months ago
• NSCSCC-2020-Fudan / FDU1.1-NSCSCC
  复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品
  ☆41Updated 4 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆33Updated 5 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 6 months ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• jiegec / kb
  My knowledge base
  ☆42Updated this week
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆33Updated 3 years ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 2 years ago
• Keytoyze / Sword_emulator
  Java implementation of MIPS instruction set and graphical emulator. Designed for ZJU SWORD-II.
  ☆34Updated 4 years ago
• MaxXSoft / Bossa
  BOOM's Simulation Accelerator.
  ☆13Updated 3 years ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆111Updated 3 months ago
• ziyue-pan / GNC
  GNC is Not C. It is intended for a better and more effective c language.
  ☆18Updated 3 years ago
• iBug / USTC-RV-Chisel
  Chisel implementation of USTC RISC-V
  ☆8Updated 4 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆45Updated last year