ZJUArch / verilog-general-guide
☆18Updated 7 years ago
Alternatives and similar repositories for verilog-general-guide:
Users that are interested in verilog-general-guide are comparing it to the libraries listed below
- Introduction to Computer Systems (II), Spring 2021☆50Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆57Updated 3 years ago
- GNC is Not C. It is intended for a better and more effective c language.☆18Updated 3 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆47Updated 4 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆77Updated 8 months ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 8 months ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 5 years ago
- The MiniDecaf test cases.☆17Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆76Updated last year
- CQU Dual Issue Machine☆35Updated 8 months ago
- A summary of my projects☆47Updated this week
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 6 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12Updated 7 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- nscscc2018☆26Updated 6 years ago
- BOOM's Simulation Accelerator.☆13Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 2 years ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- ☆17Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- Project template for Artix-7 based Thinpad board☆45Updated last year
- Yet another toy CPU.☆91Updated last year
- Java implementation of MIPS instruction set and graphical emulator. Designed for ZJU SWORD-II.☆34Updated 4 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- Chisel implementation of USTC RISC-V☆8Updated 4 years ago
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 7 months ago