☆13Jan 26, 2021Updated 5 years ago
Alternatives and similar repositories for dev-book
Users that are interested in dev-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- ☆10Oct 8, 2021Updated 5 years ago
- ☆14Sep 8, 2019Updated 7 years ago
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆15Mar 24, 2023Updated 3 years ago
- 托福写作素材☆10Sep 7, 2022Updated 4 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 2 months ago
- Official code for the paper "HEXA-MoE: Efficient and Heterogeneous-Aware MoE Acceleration with Zero Computation Redundancy"☆15Mar 6, 2025Updated last year
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- AmBeta's GitHub Pages☆11Jul 21, 2022Updated 4 years ago
- 基于Vue3的组件库☆14Jul 8, 2023Updated 3 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 5 years ago
- Dockerfile for Manet - Website screenshot service powered by Node.js, SlimerJS and PhantomJS☆21Apr 20, 2017Updated 9 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 4 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- Proxy to another HTTP connection via cloudflare workers, including Docker Hub, Github.☆19Aug 3, 2026Updated 2 months ago
- Vietnamese Text Dataset - Wikipedia vi 2018☆16Feb 18, 2019Updated 7 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 7 years ago
- 一句话介绍：给定矩形区域顶点的经纬度，帮董家渡项目用高德地图(Amap）和百度地图API爬取了工作日与周末道路实时路况，合并、清洗并绘图。☆11Jul 11, 2019Updated 7 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- RTL generator for SpGEMM☆13Feb 2, 2021Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 11 months ago
- Code for the ACL 2023 paper Scene Graph as Pivoting: Inference-time Image-free Unsupervised Multimodal Machine Translation with Visual Sc…☆12May 19, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆18Dec 2, 2017Updated 8 years ago
- 《日常》☆18Sep 18, 2021Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Code for EMNLP 2022 main conference paper "Low-resource Neural Machine Translation with Cross-modal Alignment".☆15Apr 25, 2023Updated 3 years ago
- ☆24Nov 27, 2025Updated 10 months ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- This repo is "NTHU VLSI System Design and Implementation" course project.☆14Mar 5, 2017Updated 9 years ago