i4kimura / chisel-minicpu

Related projects ⓘ

Alternatives and complementary repositories for chisel-minicpu

• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 4 months ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆99Updated 2 years ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆52Updated 4 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆28Updated 3 months ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 3 months ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• icf3 / zevios
  original 8bit CPU of ICF3-Z
  ☆12Updated 4 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• msyksphinz-self / swimmer_rust
  RISC-V Simulator written in Rust
  ☆20Updated 4 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 4 years ago
• azrsh / azcc
  A toy C compiler, developed at seccamp2020.
  ☆21Updated last year
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆35Updated 10 years ago
• virtualsecureplatform / V2TT
  This is the repository for the transpiler to compile Verilog to C++ code with TFHE library.
  ☆18Updated 4 years ago
• Cra2yPierr0t / risc-v
  RISC-VのCPU作った
  ☆20Updated 5 years ago
• ciniml / fpga_samples
  FPGA samples
  ☆22Updated 2 months ago
• nekomaru0510 / Violet
  ☆13Updated 2 months ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆26Updated 9 months ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆10Updated 5 years ago
• kamiyaowl / rv32i-sim
  RISC-V Software Simulation
  ☆20Updated 5 years ago
• joisino / le3hw
  intel を越える
  ☆16Updated 7 years ago
• peta-okechan / xv6textjp
  xv6のテキスト(book-rev6.pdf)を超適当翻訳してPDF化したもの
  ☆28Updated 11 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆20Updated 7 months ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 6 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 2 years ago
• tomabou / cpu_core
  ☆9Updated 5 years ago
• yuk1ty / cpu-4bit-emulator
  Reinventing the wheel.
  ☆14Updated 3 years ago
• dtc-work / Qumico
  ☆37Updated last year
• sugawara-bbbb / xv6-riscv-book
  Text describing xv6 on RISC-V
  ☆14Updated 4 years ago