Alternatives and similar repositories for chisel-minicpu:

Users that are interested in chisel-minicpu are comparing it to the libraries listed below

• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆52Updated 4 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆101Updated 2 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 6 months ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• icf3 / zevios
  original 8bit CPU of ICF3-Z
  ☆11Updated 4 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• msyksphinz-self / swimmer_rust
  RISC-V Simulator written in Rust
  ☆20Updated 4 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆27Updated 11 months ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated last month
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆57Updated last year
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 4 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆28Updated 5 months ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆35Updated 10 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• kamiyaowl / rv32i-sim
  RISC-V Software Simulation
  ☆20Updated 5 years ago
• virtualsecureplatform / V2TT
  This is the repository for the transpiler to compile Verilog to C++ code with TFHE library.
  ☆18Updated 4 years ago
• nananapo / veryl-riscv-book
  Write RISC-V CPU in Veryl
  ☆22Updated 2 weeks ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆102Updated 2 months ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 6 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆19Updated last month
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated last month
• lemolatoon / toy-shakyo
  ☆14Updated last year
• joisino / le3hw
  intel を越える
  ☆16Updated 7 years ago
• ep2k / epGB
  Game Boy / Game Boy Color emulator running on an FPGA
  ☆16Updated 6 months ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆19Updated 3 months ago
• shioyadan / advanced-computer-organization
  ☆152Updated 4 months ago
• tomabou / cpu_core
  ☆9Updated 5 years ago
• Hara-Laboratory / subrisc
  SubRISC: Simple Instruction-Set Computer for IoT edge devices
  ☆16Updated 6 years ago