Qimeng-ICT / Qimeng-1Links
☆23Updated 3 months ago
Alternatives and similar repositories for Qimeng-1
Users that are interested in Qimeng-1 are comparing it to the libraries listed below
Sorting:
- ☆17Updated 2 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆45Updated 7 months ago
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- ☆36Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- An infrastructure for integrated EDA☆41Updated 2 years ago
- ☆16Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆47Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- ☆53Updated 3 months ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- ☆17Updated 5 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 2 months ago
- ☆47Updated 2 months ago
- ☆19Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆34Updated 2 weeks ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- ☆18Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆22Updated last week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 2 weeks ago
- ☆28Updated 7 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆31Updated 9 months ago