The template for VLSI project
☆29Mar 3, 2023Updated 3 years ago
Alternatives and similar repositories for vlsi_project
Users that are interested in vlsi_project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [DAC2024] Explainable Fuzzy Neural Network with Multi-Fidelity Reinforcement Learning for Micro-Architecture Design Space Exploration☆10Oct 31, 2024Updated last year
- The template for VLSI project☆26May 10, 2019Updated 6 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27May 1, 2018Updated 8 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆15Mar 5, 2022Updated 4 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- ☆15Jul 12, 2022Updated 3 years ago
- [HKUST Template] A latex template for PhD Qualification Exam (AKA PQE), especially for ECE from 2022 and later.☆14Jan 2, 2023Updated 3 years ago
- Benchmark comparisons of rigid-body dynamics simulators☆16Aug 20, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Sep 2, 2023Updated 2 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- ☆33Sep 30, 2025Updated 7 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- ☆16Sep 25, 2020Updated 5 years ago
- ☆37Sep 19, 2025Updated 7 months ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- This is a tutorial on standard digital design flow☆84May 24, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An implementation of the paper "Dynamic Locomotion in the MIT Cheetah 3 Through Convex Model-Predictive Control" into Quad-SDK☆19Jun 29, 2024Updated last year
- ☆21Mar 20, 2019Updated 7 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Symbolic Geometric Algebra with E-Graphs☆20Updated this week
- egraph <-> json☆17Dec 29, 2025Updated 4 months ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Julia package for computing Hamilton-Jacobi Reachability of optimal 2-player (control/disturbance) differential games via Hopf optimizati…☆23Aug 14, 2025Updated 8 months ago
- Heterogeneous Gaussian Mechanism: Preserving Differential Privacy in Deep Learning with Provable Robustness (IJCAI'19).☆13Apr 16, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- It is a fpga implementation of an i2c master, framebuffer for sdd1306 display☆11May 14, 2021Updated 4 years ago
- Utility for accessing standard Linux spidev devices from userspace.☆11Jan 18, 2017Updated 9 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- ☆10Nov 13, 2025Updated 5 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Jan 2, 2020Updated 6 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago