The template for VLSI project
☆27Mar 3, 2023Updated 3 years ago
Alternatives and similar repositories for vlsi_project
Users that are interested in vlsi_project are comparing it to the libraries listed below
Sorting:
- The template for VLSI project☆25May 10, 2019Updated 6 years ago
- ☆30Apr 23, 2024Updated last year
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27May 1, 2018Updated 7 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- ☆10Nov 13, 2025Updated 3 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆11Apr 19, 2024Updated last year
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated last month
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- VHDL Implementation☆13Oct 9, 2014Updated 11 years ago
- Utility for accessing standard Linux spidev devices from userspace.☆11Jan 18, 2017Updated 9 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 2 years ago
- A GUI pretending to be a DE1 for visualizing Verilog sims☆10Oct 17, 2020Updated 5 years ago
- UCSD ECE277 GPU Programming coursework: GPU-accelerated reinforcement learning on CUDA C with Nsight System☆14Aug 17, 2021Updated 4 years ago
- Blog for SRA-VJTI☆15Jan 28, 2026Updated last month
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- App to classify vehicles and subclassify trucks according to number of axels☆13Sep 5, 2020Updated 5 years ago
- ☆17Nov 18, 2025Updated 3 months ago
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 5 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- i2c fpga oled sdd1306 bresenham implementation☆14May 20, 2021Updated 4 years ago
- Symbolic Geometric Algebra with E-Graphs☆19Oct 11, 2023Updated 2 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- egraph <-> json☆16Dec 29, 2025Updated 2 months ago