HKUST-VLSILab-SoftwareTeam / vlsi_projectLinks
The template for VLSI project
☆24Updated 2 years ago
Alternatives and similar repositories for vlsi_project
Users that are interested in vlsi_project are comparing it to the libraries listed below
Sorting:
- An integrated CGRA design framework☆91Updated 7 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- verilog实 现TPU中的脉动阵列计算卷积的module☆134Updated 5 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 4 months ago
- ☆201Updated 7 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last month
- ☆44Updated last year
- IC implementation of TPU☆132Updated 5 years ago
- Library of approximate arithmetic circuits☆55Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- ☆28Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆167Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- Verilog implementation of Softmax function☆71Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- IC implementation of Systolic Array for TPU☆285Updated 11 months ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- ☆119Updated 5 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago