A Mel-frequency cepstrum core in FPGA
☆22Jun 30, 2021Updated 5 years ago
Alternatives and similar repositories for mfcc
Users that are interested in mfcc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An FPGA accelerator for the Auction algorithm used for data association in multiple object target tracking☆10Mar 27, 2023Updated 3 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Timeless Computing☆14Oct 16, 2026Updated 2 weeks ago
- Successfully training approximations to full-rank matrices for efficiency in deep learning.☆16Jan 5, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- VGA Tutorial for DE1☆16Apr 21, 2015Updated 11 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Multi-Dataflow Composer (MDC) design suite☆11Oct 26, 2026Updated last week
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- ☆10Feb 13, 2025Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated 2 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Oct 22, 2026Updated last week
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- The NandBug Software☆13May 23, 2020Updated 6 years ago
- ☆18Oct 29, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This projec…☆14Jul 16, 2015Updated 11 years ago
- ☆12Oct 20, 2015Updated 11 years ago
- SpinalHDL code to drive a 64*64 pixel HUB75E module with an ICE40☆33May 9, 2020Updated 6 years ago
- deep learning and scientific computing framework with native CPU and GPU backend for the Scala programming language☆33Apr 22, 2025Updated last year
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 6 years ago
- ☆13Oct 16, 2026Updated 2 weeks ago
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- A configurable processing element for deep neural network accelerators☆10Sep 22, 2018Updated 8 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 8 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Customized version of QEMU 2.4.0 exposing the TCG frontend and the helpers☆19Oct 2, 2026Updated last month