A Mel-frequency cepstrum core in FPGA
☆21Jun 30, 2021Updated 4 years ago
Alternatives and similar repositories for mfcc
Users that are interested in mfcc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Voice Activity Detector based on MFCC features and DNN model☆29Jul 3, 2023Updated 2 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- https://github.com/ARM-software/ML-KWS-for-MCU☆14Jul 8, 2018Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆18Dec 27, 2021Updated 4 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 3 months ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 6 years ago
- Super Audio CD ISO-Image decoder addon☆16Apr 18, 2026Updated last month
- VGA Tutorial for DE1☆16Apr 21, 2015Updated 11 years ago
- LONGAGENT: Scaling Language Models to 128k Context through Multi-Agent Collaboration☆11Mar 11, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 基于多智能体LLM的中文金融交易框架 - TradingAgents中文增强版☆55Updated this week
- deep learning and scientific computing framework with native CPU and GPU backend for the Scala programming language☆32Apr 22, 2025Updated last year
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- ☆27Jan 24, 2024Updated 2 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Apr 21, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆16Aug 3, 2019Updated 6 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- SpinalHDL code to drive a 64*64 pixel HUB75E module with an ICE40☆33May 9, 2020Updated 6 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆68Dec 18, 2024Updated last year
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- [ACL'25] Code for ACL'25 paper "IRT-Router: Effective and Interpretable Multi-LLM Routing via Item Response Theory"☆32Feb 19, 2025Updated last year
- ☆12May 20, 2021Updated 5 years ago