joey1115 / Alpha64_R10000_Superscalar_Processor
Alpha64 R10000 Two-Way Superscalar Processor
☆11Updated 5 years ago
Related projects: ⓘ
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 3 weeks ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆28Updated last year
- DUTH RISC-V Superscalar Microprocessor☆29Updated 4 months ago
- The RTL source for AnyCore RISC-V☆29Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆16Updated 4 months ago
- IEEE 754 floating point library in system-verilog and vhdl☆26Updated 4 months ago
- RISC-V soft-core PEs for TaPaSCo☆15Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- APB Logic☆12Updated 6 months ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆15Updated last month
- ☆8Updated 10 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆17Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆12Updated last week
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆13Updated 4 years ago
- LIS Network-on-Chip Implementation☆28Updated 8 years ago
- ☆21Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆19Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆20Updated 6 months ago
- ☆17Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆28Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- PCI Express controller model☆41Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 3 weeks ago