joey1115 / Alpha64_R10000_Superscalar_Processor
Alpha64 R10000 Two-Way Superscalar Processor
☆11Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Alpha64_R10000_Superscalar_Processor
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated last month
- Reconfigurable Binary Engine☆15Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆16Updated last week
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- RISC-V soft-core PEs for TaPaSCo☆15Updated 5 months ago
- APB Logic☆12Updated 9 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆10Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- ☆22Updated 5 years ago
- RISC-V IOMMU in verilog☆16Updated 2 years ago
- ☆21Updated 2 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 8 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- ☆9Updated 3 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆13Updated 2 years ago
- ☆20Updated last week
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Fast Floating Point Operators for High Level Synthesis☆19Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated last month
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆21Updated 4 years ago