FOSSEE / eSimLinks
This repository contain source code for new flow of FreeEDA now know as eSim
☆116Updated last month
Alternatives and similar repositories for eSim
Users that are interested in eSim are comparing it to the libraries listed below
Sorting:
- XCircuit circuit drawing and schematic capture tool☆123Updated 4 months ago
- ADMS is a code generator for some of Verilog-A☆101Updated 2 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆80Updated 7 months ago
- mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice☆220Updated this week
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆171Updated last week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆54Updated 4 months ago
- This repository contain source code for ngspice and ghdl integration☆30Updated 7 months ago
- An abstract language model of VHDL written in Python.☆55Updated last month
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆63Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆111Updated last week
- Export netlists from Yosys to DigitalJS☆51Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated last year
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- This repository is archived. Use Qucs-S instead☆25Updated 3 years ago
- Small footprint and configurable JESD204B core☆45Updated 2 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- A curated list of awesome open source hardware design tools☆81Updated last month
- Open-source version of SLiCAP, implemented in python☆36Updated 8 months ago
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆65Updated 5 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- ☆112Updated 2 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆25Updated 4 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆67Updated 4 months ago
- Cadence Virtuoso Design Management System☆36Updated 2 years ago
- Arduino compatible Risc-V Based SOC☆154Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago