FOSSEE / eSimLinks
This repository contain source code for new flow of FreeEDA now know as eSim
☆133Updated last month
Alternatives and similar repositories for eSim
Users that are interested in eSim are comparing it to the libraries listed below
Sorting:
- XCircuit circuit drawing and schematic capture tool☆133Updated last month
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆63Updated 4 months ago
- skywater 130nm pdk☆40Updated last week
- This repository contain source code for ngspice and ghdl integration☆33Updated last year
- ADMS is a code generator for some of Verilog-A☆103Updated 3 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆178Updated last month
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆87Updated last year
- An abstract language model of VHDL written in Python.☆59Updated last month
- mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice☆225Updated this week
- A curated list of awesome open source hardware design tools☆85Updated 6 months ago
- Framework Open EDA Gui☆74Updated last year
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆29Updated 5 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Updated 4 years ago
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆65Updated last year
- Export netlists from Yosys to DigitalJS☆55Updated 3 weeks ago
- Free open source EDA tools☆66Updated 6 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- This repository is archived. Use Qucs-S instead☆25Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago
- ☆197Updated last year
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆146Updated 2 years ago
- Qucsator-RF is RF circuit simulation kernel for Qucs-S☆28Updated 5 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 6 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆64Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 4 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆127Updated 2 weeks ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- SPICE netlist visualizer☆82Updated last week