FOSSEE / eSimLinks
This repository contain source code for new flow of FreeEDA now know as eSim
☆108Updated last week
Alternatives and similar repositories for eSim
Users that are interested in eSim are comparing it to the libraries listed below
Sorting:
- XCircuit circuit drawing and schematic capture tool☆116Updated last month
- Circuit simulator of the Qucs project☆29Updated 5 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆83Updated 9 months ago
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆62Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- ☆78Updated 2 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆78Updated 5 months ago
- ADMS is a code generator for some of Verilog-A☆100Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated 2 months ago
- mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice☆210Updated this week
- Easy access to OpenSource TCAD Tools☆38Updated 2 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆65Updated last week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆64Updated 2 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆41Updated 11 months ago
- Cadence Virtuoso Design Management System☆34Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆382Updated last week
- FOSS EKV2.6 Compact Model☆15Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- An abstract language model of VHDL written in Python.☆52Updated this week
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Updated 4 years ago
- A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX☆14Updated 3 years ago
- ☆40Updated 3 months ago
- skywater 130nm pdk☆28Updated 2 weeks ago
- Export netlists from Yosys to DigitalJS☆50Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated 2 weeks ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆31Updated 2 months ago