electron-lang / electron
A mixed signal netlist language (pre-alpha)
☆60Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for electron
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆57Updated last year
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆70Updated 5 years ago
- Ultimate ECP5 development board☆102Updated 5 years ago
- 🔍 Zoomable Waveform viewer for the Web☆42Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 2 years ago
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- Digital Circuit rendering engine☆35Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- Board and connector definition files for nMigen☆29Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- ☆58Updated last year
- EVEREST: e-Versatile Research Stick for peoples☆35Updated last year
- Web-based HDL diagramming tool☆73Updated last year
- ICE40 FPGA Cape for Beaglebone☆49Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 2 years ago
- A modern schematic entry and simulation program☆68Updated 11 months ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Updated 8 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- PMOD boards for ULX3S☆40Updated last year
- Unofficial Yosys WebAssembly packages☆66Updated this week
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Board definitions for Amaranth HDL☆108Updated last month
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 10 months ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- EDIF netlist checker tool☆24Updated 2 years ago