electron-lang / electron
A mixed signal netlist language (pre-alpha)
☆60Updated 6 years ago
Alternatives and similar repositories for electron:
Users that are interested in electron are comparing it to the libraries listed below
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆58Updated 2 years ago
- ☆59Updated last year
- A modern schematic entry and simulation program☆68Updated last year
- iCE40 floorplan viewer☆24Updated 6 years ago
- Ultimate ECP5 development board☆105Updated 5 years ago
- Web-based HDL diagramming tool☆79Updated last year
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Export netlists from Yosys to DigitalJS☆50Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated last week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Yosys Plugins☆21Updated 5 years ago
- EDIF netlist checker tool☆25Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆76Updated 4 months ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- Digital Circuit rendering engine☆38Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Updated 8 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- C++14 PCB autorouter☆79Updated last year
- GUI for SymbiYosys☆13Updated last year
- NeTV2 SoC based on LiteX☆16Updated 6 years ago