electron-lang / electronLinks
A mixed signal netlist language (pre-alpha)
☆61Updated 7 years ago
Alternatives and similar repositories for electron
Users that are interested in electron are comparing it to the libraries listed below
Sorting:
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆62Updated 3 years ago
- Ultimate ECP5 development board☆115Updated 6 years ago
- ☆61Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- Web-based HDL diagramming tool☆82Updated 2 years ago
- ☆30Updated 5 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- A modern schematic entry and simulation program☆79Updated last week
- Miscellaneous ULX3S examples (advanced)☆82Updated 6 months ago
- IceCore Ice40 HX based modular core☆47Updated 4 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆34Updated 7 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆89Updated last year
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated this week
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Nitro USB FPGA core☆86Updated last year
- My pergola FPGA projects☆30Updated 4 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆75Updated 6 years ago
- FPGA USB stack written in LiteX☆132Updated 3 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Using the TinyFPGA BX USB code in user designs☆52Updated 6 years ago
- Logicbone ECP5 Development Board☆119Updated 5 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Export netlists from Yosys to DigitalJS☆56Updated this week
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 9 years ago
- PCB for ULX4M FPGA R&D board☆59Updated 9 months ago
- iCE40 floorplan viewer☆24Updated 7 years ago