electron-lang / electronLinks
A mixed signal netlist language (pre-alpha)
☆61Updated 7 years ago
Alternatives and similar repositories for electron
Users that are interested in electron are comparing it to the libraries listed below
Sorting:
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆61Updated 2 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- ☆61Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 3 months ago
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- ☆29Updated 4 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 10 months ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Cross compile FPGA tools☆21Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- C++14 PCB autorouter☆81Updated last year
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆187Updated 3 months ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆73Updated 6 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆83Updated 8 months ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 3 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆99Updated 2 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 5 years ago