cyrozap / Pano-Logic-Zero-Client-G2-FPGA-Demo
Constraints file and Verilog demo code for the Pano Logic Zero Client G2
☆16Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Pano-Logic-Zero-Client-G2-FPGA-Demo
- ice40 UltraPlus demos☆23Updated 4 years ago
- Flashing Pano Logic thin clients without a programmer☆39Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆26Updated 3 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆33Updated 5 years ago
- WIP open source tooling for the XC9500 / XC9500XL series of CPLDs from Xilinx.☆10Updated 3 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 3 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated 11 months ago
- Simple fixed-cycle SDRAM Controller☆25Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Updated 4 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆16Updated 6 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆15Updated 6 years ago
- nMigen examples for the ULX3S board☆15Updated 3 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆11Updated 2 years ago
- Propeller 1 design and example files to be run on FPGA boards.☆20Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- RGB video input for Altera DE1 board + PAL Modulator☆27Updated last year
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- QQSPI Pmod-compatible 32MB PSRAM module☆14Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆9Updated 8 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- mystorm sram test☆26Updated 7 years ago
- x86 core for FleaFPGA Ohm board☆13Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆25Updated 2 years ago
- rtf8088☆10Updated 10 years ago
- port of Stephen A. Edwards apple2fpga to ULX3S☆13Updated 7 months ago