mustafabbas / ECE1373_2016_hft_on_fpgaLinks
High Frequency Trading using Vivado HLS
☆159Updated 8 years ago
Alternatives and similar repositories for ECE1373_2016_hft_on_fpga
Users that are interested in ECE1373_2016_hft_on_fpga are comparing it to the libraries listed below
Sorting:
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆56Updated last year
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆145Updated last year
- Use NetFPGA SUME to implement HFT Machine based on TWSE Stock Server☆30Updated 6 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆45Updated last year
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆19Updated last year
- Open source High-Frequency Trading Order Book with FPGA Acceleration☆33Updated 9 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆219Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆31Updated last year
- Ethernet 10GE MAC☆46Updated 11 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆15Updated 5 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆54Updated 6 years ago
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆16Updated 3 months ago
- ☆48Updated 5 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆862Updated 3 months ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Updated 5 years ago
- ExaNIC drivers, utilities and development libraries☆174Updated 5 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆236Updated 2 months ago
- Example designs for FPGA Drive FMC☆268Updated 9 months ago
- Open source FPGA-based NIC and platform for in-network compute☆201Updated last year
- HackerRank test solutions for FPGA engineer interview at Optiver☆13Updated 5 years ago
- Source files for Getting to Know Vivado course☆19Updated 5 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- Recipe for FPGA cooking☆306Updated last year
- ☆234Updated 2 months ago
- AXI interface modules for Cocotb☆294Updated last month
- An Ethernet MAC conforming to IEEE 802.3☆22Updated 8 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 9 months ago