mustafabbas / ECE1373_2016_hft_on_fpga
High Frequency Trading using Vivado HLS
☆136Updated 7 years ago
Alternatives and similar repositories for ECE1373_2016_hft_on_fpga:
Users that are interested in ECE1373_2016_hft_on_fpga are comparing it to the libraries listed below
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆40Updated last year
- Use NetFPGA SUME to implement HFT Machine based on TWSE Stock Server☆27Updated 6 years ago
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆93Updated last year
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆36Updated last year
- 100 Gbps TCP/IP stack for Vitis shells☆205Updated last year
- Ethernet 10GE MAC☆45Updated 10 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆125Updated 3 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆14Updated last year
- ☆45Updated 5 years ago
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- 10G Low Latency Ethernet☆52Updated last year
- Source files for Getting to Know Vivado course☆19Updated 4 years ago
- VNx: Vitis Network Examples☆146Updated 8 months ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆50Updated 6 years ago
- PCI express simulation framework for Cocotb☆158Updated last year
- ☆198Updated last month
- ☆25Updated 2 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆21Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆193Updated 11 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆807Updated last month
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆38Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆25Updated last year
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- AXI interface modules for Cocotb☆254Updated last year
- Single-source shortest paths accelerated with AWS F1 FPGA☆14Updated 6 years ago
- Example designs for FPGA Drive FMC