mustafabbas / ECE1373_2016_hft_on_fpgaLinks
High Frequency Trading using Vivado HLS
☆151Updated 8 years ago
Alternatives and similar repositories for ECE1373_2016_hft_on_fpga
Users that are interested in ECE1373_2016_hft_on_fpga are comparing it to the libraries listed below
Sorting:
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆52Updated last year
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆118Updated last year
- Use NetFPGA SUME to implement HFT Machine based on TWSE Stock Server☆28Updated 6 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆42Updated last year
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆16Updated last year
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆11Updated 2 weeks ago
- 100 Gbps TCP/IP stack for Vitis shells☆214Updated last year
- Ethernet 10GE MAC☆45Updated 11 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆129Updated 3 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆14Updated 5 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆843Updated last month
- Open source High-Frequency Trading Order Book with FPGA Acceleration☆20Updated 6 months ago
- ☆47Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆29Updated last year
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆52Updated 6 years ago
- Source files for Getting to Know Vivado course☆19Updated 4 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Updated 3 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆226Updated 4 months ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 5 years ago
- High performance, low latency high frequency trading system written from scratch in C++☆45Updated last year
- TCP/IP and UDP/IP protocol stack off-loading☆19Updated 5 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆22Updated 5 years ago
- Computer Engineering Senior Project. Machine Learning High Frequency Stock Trading Algorithm on an FPGA☆15Updated 5 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆18Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 6 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated 9 months ago
- Open source FPGA-based NIC and platform for in-network compute☆197Updated last year
- ☆214Updated last week