mustafabbas / ECE1373_2016_hft_on_fpgaLinks
High Frequency Trading using Vivado HLS
☆144Updated 8 years ago
Alternatives and similar repositories for ECE1373_2016_hft_on_fpga
Users that are interested in ECE1373_2016_hft_on_fpga are comparing it to the libraries listed below
Sorting:
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆46Updated last year
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆104Updated last year
- Use NetFPGA SUME to implement HFT Machine based on TWSE Stock Server☆28Updated 6 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆41Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆126Updated 3 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆16Updated last year
- 100 Gbps TCP/IP stack for Vitis shells☆209Updated last year
- Ethernet 10GE MAC☆45Updated 10 years ago
- 10G Low Latency Ethernet☆55Updated last year
- Implement a bitonic sorting network on FPGA☆45Updated 3 years ago
- ☆47Updated 5 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆50Updated 6 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆14Updated 4 years ago
- VNx: Vitis Network Examples☆150Updated 10 months ago
- AXI interface modules for Cocotb☆269Updated last year
- ☆211Updated last week
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆10Updated 11 months ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆28Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- Example designs for FPGA Drive FMC☆252Updated 5 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆218Updated 3 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆130Updated 5 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆22Updated 5 years ago
- Source files for Getting to Know Vivado course☆19Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆160Updated last week
- PCI express simulation framework for Cocotb☆167Updated last month
- AMD University Program HLS tutorial☆97Updated 8 months ago