mustafabbas / ECE1373_2016_hft_on_fpgaLinks
High Frequency Trading using Vivado HLS
☆154Updated 8 years ago
Alternatives and similar repositories for ECE1373_2016_hft_on_fpga
Users that are interested in ECE1373_2016_hft_on_fpga are comparing it to the libraries listed below
Sorting:
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆56Updated last year
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆139Updated last year
- Use NetFPGA SUME to implement HFT Machine based on TWSE Stock Server☆30Updated 6 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆44Updated last year
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆18Updated last year
- Convert json descriptions of quant algorithms to verilog HDL.☆15Updated 5 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆219Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆859Updated 3 months ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- Ethernet 10GE MAC☆46Updated 11 years ago
- ☆47Updated 5 years ago
- VNx: Vitis Network Examples☆154Updated last month
- Source files for Getting to Know Vivado course☆19Updated 5 years ago
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆14Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆198Updated last year
- ExaNIC drivers, utilities and development libraries☆171Updated 4 months ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Updated 5 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆53Updated 6 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14Updated 7 years ago
- Recipe for FPGA cooking☆305Updated last year
- Example designs for FPGA Drive FMC☆265Updated 9 months ago
- 10G Low Latency Ethernet☆61Updated 2 years ago
- Various Notes and Tutorials☆32Updated last year
- HackerRank test solutions for FPGA engineer interview at Optiver☆12Updated 5 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Updated 3 years ago
- Computer Engineering Senior Project. Machine Learning High Frequency Stock Trading Algorithm on an FPGA☆16Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆234Updated last month