mustafabbas / ECE1373_2016_hft_on_fpgaLinks
High Frequency Trading using Vivado HLS
☆162Updated 8 years ago
Alternatives and similar repositories for ECE1373_2016_hft_on_fpga
Users that are interested in ECE1373_2016_hft_on_fpga are comparing it to the libraries listed below
Sorting:
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆62Updated last year
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆154Updated last year
- Use NetFPGA SUME to implement HFT Machine based on TWSE Stock Server☆30Updated 7 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆50Updated last year
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆19Updated 4 months ago
- Open source High-Frequency Trading Order Book with FPGA Acceleration☆42Updated 10 months ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆226Updated last year
- Ethernet 10GE MAC☆46Updated 11 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆15Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆32Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆876Updated 5 months ago
- ☆48Updated 6 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆239Updated 3 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Example designs for FPGA Drive FMC☆278Updated 11 months ago
- Source files for Getting to Know Vivado course☆19Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆167Updated 2 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆372Updated 10 months ago
- Implementation of RISC-V RV32I☆24Updated 3 years ago
- VNx: Vitis Network Examples☆155Updated 3 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 4 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆54Updated 7 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆23Updated 6 years ago
- Recipe for FPGA cooking☆307Updated last year
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago