FPGA, CuDNN/CUDA & C++ Hybrid infrastructure for ultra low-latency algorithmic trading. Implements market data parsing, order book management, and strategy logic in Verilog/VHDL. Designed for Xilinx/Intel FPGAs with PCIe/10G networking support.
☆26Apr 24, 2026Updated 5 months ago
Alternatives and similar repositories for hft-fpga-accelerator
Users that are interested in hft-fpga-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quantitative research and Engineering on various promisory strategies, existing quant problems and opportunities using Mathematics and St…☆23Jun 10, 2026Updated 3 months ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆71Jan 10, 2024Updated 2 years ago
- A Quantitative Pre-Trading Research tool with customized openBB backend for a more modular design☆18Mar 22, 2026Updated 6 months ago
- ☆22Oct 25, 2025Updated 11 months ago
- ☆13Sep 18, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Stock Market Trend Prediction using sentiment analysis Leveraging machine learning and sentiment analysis, we accurately forecast stock …☆64Jul 11, 2023Updated 3 years ago
- from for/if/else to my first option back-test function☆21Jul 8, 2020Updated 6 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Sep 15, 2026Updated 3 weeks ago
- ☆14Apr 16, 2022Updated 4 years ago
- ☆47Mar 28, 2023Updated 3 years ago
- my first factor-stock-selecting backtest function☆22Aug 15, 2020Updated 6 years ago
- I built a real-time streaming data pipeline using kafka, consuming deribit-api-v2 limit order book prices 📈 and transforming them into …☆25Aug 10, 2022Updated 4 years ago
- ☆13May 8, 2025Updated last year
- Winter Semester Object Orientated Programming Fundamentals Course☆11Dec 6, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 10 months ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- High-performance, concurrent, and lock-free matching engine written in Rust. Designed for ultra-low latency trading systems and scalable …☆18Apr 29, 2025Updated last year
- ☆19Sep 21, 2026Updated 2 weeks ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- Framework to build MEV bots in Rust on Solana☆10Jan 23, 2026Updated 8 months ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- Vulkan 1.4 HPP RAII + SDL 3 tutorial☆14Mar 9, 2025Updated last year
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- ☆12Mar 27, 2024Updated 2 years ago
- Algorithmic Trading Using Deep Reinforcement Learning algorithms (PPO and DQN)☆21Feb 13, 2026Updated 7 months ago
- ☆18Feb 24, 2025Updated last year
- Generate multi-layered, LLM-friendly index files for Rust codebases☆15Feb 11, 2026Updated 7 months ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆41Jul 3, 2023Updated 3 years ago
- ☆13Sep 12, 2024Updated 2 years ago
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆17Jun 24, 2026Updated 3 months ago
- ☆11Oct 6, 2020Updated 6 years ago
- An extension wallet for Nervos CKB.☆15Apr 9, 2026Updated 6 months ago
- Order Book Imbalance trading strategy☆11Nov 21, 2022Updated 3 years ago
- A lightweight, high-performance firewall library for Rust that uses XDP☆16Oct 11, 2025Updated 11 months ago
- Alpaca-based Order Book Inbalace Algorithm.☆12Jul 23, 2020Updated 6 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆16May 12, 2014Updated 12 years ago