☆10Feb 18, 2023Updated 3 years ago
Alternatives and similar repositories for TCL-programming
Users that are interested in TCL-programming are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆26Aug 12, 2022Updated 4 years ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 4 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Course notes from my EE degree and other occasional writeups☆13Apr 19, 2017Updated 9 years ago
- This repository contains all the relevant content needed for learning and practicing data communication and computer networking.☆10Dec 30, 2020Updated 5 years ago
- Architectural design of data router in verilog☆34Dec 29, 2019Updated 6 years ago
- ☆13Sep 21, 2020Updated 6 years ago
- LLM Weights For Sanskrit-Native Determinsitic Language । मंत्र तंत्र यंत्र विज्ञान☆15Dec 9, 2025Updated 11 months ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 7 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- Understanding Physical Verification using open source tools such as Magic and Netgen☆12Oct 18, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A real time mask detection system to open and close the door☆13Jul 16, 2022Updated 4 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Telemetry system based on 8-bit AVR microcontroller with full TCP/IP stack (DHCP, NTP, HTTP)☆16Nov 13, 2024Updated last year
- ☆10Oct 25, 2022Updated 4 years ago
- Hardware implementation of the ChaCha20-Poly1305 AEAD construction☆15Oct 8, 2020Updated 6 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- FreeRTOS Introduction with Qemu in VSCode☆14Jan 4, 2025Updated last year
- Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software.☆10May 31, 2019Updated 7 years ago
- ☆20Sep 16, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 3 weeks ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 6 years ago
- ☆10Feb 3, 2017Updated 9 years ago
- ☆14Apr 17, 2024Updated 2 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- Complete tutorial code.☆25Apr 29, 2024Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 6 years ago
- A deep learning based bioinformatics project on epigenetics in Type 2 Diabetes.☆17Mar 25, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆25Dec 8, 2021Updated 4 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- A vehicle network analysis and attack tool.☆19Mar 14, 2026Updated 7 months ago
- ☆16Apr 27, 2025Updated last year
Are these results useful?