Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.
☆17Mar 29, 2026Updated 7 months ago
Alternatives and similar repositories for uselessly_fast_bfloat16_multiplier
Users that are interested in uselessly_fast_bfloat16_multiplier are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆39Mar 28, 2026Updated 7 months ago
- int4 transformer implementation, + custom TPU hardware design.☆14Sep 15, 2026Updated last month
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆19Updated this week
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- a simple risc processor☆11Aug 30, 2026Updated 2 months ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆32Aug 15, 2025Updated last year
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆74Aug 12, 2026Updated 2 months ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆44Jul 10, 2026Updated 4 months ago
- FPGA ringoscillator for random number generation☆12Dec 22, 2025Updated 10 months ago
- An open education resource Digital Design textbook☆16Mar 30, 2026Updated 7 months ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Dec 9, 2025Updated 11 months ago
- CheesecakeOS for Raspberry Pi Volume 0: Booting, Processes, and Virtual Memory☆12Aug 2, 2021Updated 5 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- Generate a website from markdown with a minimum of fuss.☆13Nov 15, 2025Updated 11 months ago
- An open-source 32-bit RISC-V soft-core processor☆48Nov 2, 2026Updated last week
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated 2 weeks ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆14Jan 28, 2024Updated 2 years ago
- Various lessons learned while designing an OV5640 camera display in VHDL/Embedded Linux on a Cyclone V SOC board☆16Feb 22, 2022Updated 4 years ago
- Modelsim QEMU Unicorn integration via the FLI☆15Oct 19, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Various FPGA projects targeting a Digilent Arty FPGA board☆11Oct 7, 2020Updated 6 years ago
- Tang Nano 9k board and VHDL explorations!☆15Feb 5, 2026Updated 9 months ago
- Designing Full Chip from IEEE Paper using AI in SKY130☆45Jul 4, 2026Updated 4 months ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆17Mar 18, 2025Updated last year
- ☆17Jun 25, 2026Updated 4 months ago
- General Purpose AXI Direct Memory Access☆83May 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Collected article documents in PDF covering subject with co-simulation, embedded systems, software development and logic design and verif…☆13Sep 16, 2026Updated last month
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Oct 30, 2026Updated last week
- DPI module for Ethernet-based interaction with Verilator simulations☆11Nov 1, 2012Updated 14 years ago
- A GPU with a programmable pixel Shader☆18May 14, 2026Updated 5 months ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated last year
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
Are these results useful?