The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management module for accelerated and reliable trade execution.
☆181Apr 25, 2024Updated 2 years ago
Alternatives and similar repositories for High-Frequency-Trading-FPGA-System
Users that are interested in High-Frequency-Trading-FPGA-System are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- Open source High-Frequency Trading Order Book with FPGA Acceleration☆70Jan 26, 2025Updated last year
- ☆80Mar 25, 2021Updated 5 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆94Dec 24, 2023Updated 2 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆20Jul 29, 2025Updated 9 months ago
- M.2 PCIe Artix 7 FPGA Accelerator Card☆25Mar 17, 2025Updated last year
- HackerRank test solutions for FPGA engineer interview at Optiver☆16Jun 7, 2020Updated 5 years ago
- ☆80Aug 6, 2024Updated last year
- This high-frequency trading (HFT) bot is designed for low-latency trading in the EUR/USD currency pair. Utilizing advanced C++ techniques…☆14Jul 9, 2024Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 2 months ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 2 years ago
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- A Cryptocurrency Arbitrage bot written in C++ for detecting price differences between Korean exchanges and Binance☆12Jan 22, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆27Feb 15, 2016Updated 10 years ago
- AMD TCPDirect ultra low latency kernel bypass TCP and UDP implementation for AMD Solarflare network adapters, to be used with correspondi…☆80Apr 30, 2026Updated last week
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆36Jan 2, 2024Updated 2 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆17Oct 10, 2020Updated 5 years ago
- A trading (matching) engine implementation in Rust.☆49Oct 31, 2022Updated 3 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆915Apr 15, 2026Updated 3 weeks ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Verilog Ethernet components for FPGA implementation☆2,947Feb 27, 2025Updated last year
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- On-going project: I will be implementing a combination of pairs trading strategies in attempt to see which type performs best after backt…☆13Jul 20, 2024Updated last year
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- Hack@DAC 2021☆18Jul 24, 2024Updated last year
- ☆23Mar 27, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Yet another HFT framework☆53Apr 10, 2026Updated 3 weeks ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆19Sep 2, 2023Updated 2 years ago
- High performance, low latency high frequency trading system written from scratch in C++☆58Sep 14, 2023Updated 2 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆23Mar 3, 2026Updated 2 months ago
- Market making strategy example☆28Feb 26, 2021Updated 5 years ago
- An overview of TL-Verilog resources and projects☆86Apr 25, 2026Updated 2 weeks ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆38Jun 22, 2023Updated 2 years ago