muditbhargava66 / High-Frequency-Trading-FPGA-SystemLinks
The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management module for accelerated and reliable trade execution.
☆139Updated last year
Alternatives and similar repositories for High-Frequency-Trading-FPGA-System
Users that are interested in High-Frequency-Trading-FPGA-System are comparing it to the libraries listed below
Sorting:
- High Frequency Trading using Vivado HLS☆154Updated 8 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆56Updated last year
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆44Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆29Updated 2 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆406Updated last week
- SystemVerilog Tutorial☆176Updated this week
- AXI interface modules for Cocotb☆288Updated last week
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆18Updated last year
- ☆227Updated 2 months ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated 4 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆219Updated last year
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- HackerRank test solutions for FPGA engineer interview at Optiver☆12Updated 5 years ago
- Verilog HDL files☆153Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated 10 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆182Updated last month
- 10G Low Latency Ethernet☆61Updated 2 years ago
- ☆166Updated 3 years ago
- 100 Days of RTL☆393Updated last year
- Verilog digital signal processing components☆156Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆382Updated 3 weeks ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆272Updated 4 months ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- Implementation of RISC-V RV32I☆23Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆156Updated last year
- ☆116Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆119Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆149Updated 4 years ago