The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management module for accelerated and reliable trade execution.
☆172Apr 25, 2024Updated last year
Alternatives and similar repositories for High-Frequency-Trading-FPGA-System
Users that are interested in High-Frequency-Trading-FPGA-System are comparing it to the libraries listed below
Sorting:
- High Frequency Trading using Vivado HLS☆168Jun 8, 2017Updated 8 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆60Jan 10, 2024Updated 2 years ago
- Open source High-Frequency Trading Order Book with FPGA Acceleration☆64Jan 26, 2025Updated last year
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆81Dec 24, 2023Updated 2 years ago
- A HFT Market Simulation utilizing high-speed, efficient C++ and concurrent/parallel programming☆18Nov 3, 2023Updated 2 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 2 months ago
- ☆75Mar 25, 2021Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆20Jul 29, 2025Updated 7 months ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- AMD TCPDirect ultra low latency kernel bypass TCP and UDP implementation for AMD Solarflare network adapters, to be used with correspondi…☆76Feb 5, 2026Updated last month
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- M.2 PCIe Artix 7 FPGA Accelerator Card☆20Mar 17, 2025Updated 11 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆16Oct 10, 2020Updated 5 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- Hack@DAC 2021☆16Jul 24, 2024Updated last year
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- ☆17Oct 7, 2025Updated 4 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- A Cryptocurrency Arbitrage bot written in C++ for detecting price differences between Korean exchanges and Binance☆13Jan 22, 2018Updated 8 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆15Jun 7, 2020Updated 5 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- Convert json descriptions of quant algorithms to verilog HDL.☆13Jul 3, 2020Updated 5 years ago
- ☆14Apr 29, 2024Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆899Updated this week
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- ☆79Aug 6, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year