The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management module for accelerated and reliable trade execution.
☆194Apr 25, 2024Updated 2 years ago
Alternatives and similar repositories for High-Frequency-Trading-FPGA-System
Users that are interested in High-Frequency-Trading-FPGA-System are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆118Dec 24, 2023Updated 2 years ago
- High Frequency Trading using Vivado HLS☆174Jun 8, 2017Updated 9 years ago
- ☆94Mar 25, 2021Updated 5 years ago
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆23Jul 29, 2025Updated last year
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆70Jan 10, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Convert json descriptions of quant algorithms to verilog HDL.☆15Jul 3, 2020Updated 6 years ago
- 📉 fpga-accelerated high-freq trading modules☆32Jan 17, 2026Updated 8 months ago
- 10G Low Latency Ethernet☆109Jul 15, 2023Updated 3 years ago
- ☆15Apr 14, 2023Updated 3 years ago
- high level VHDL floating point library for synthesis in fpga☆18Sep 4, 2026Updated 2 weeks ago
- A HFT Market Simulation utilizing high-speed, efficient C++ and concurrent/parallel programming☆19Nov 3, 2023Updated 2 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆15Jun 7, 2020Updated 6 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆940Aug 28, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated last month
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year
- Implementation of the paper <Model-based Reinforcement Learning for Predictions and Control for Limit Order Books (Wei et al., J.P. Morga…☆12Aug 22, 2023Updated 3 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- Simple Market Simulator implementation for HFT stress testing☆30Jun 9, 2013Updated 13 years ago
- A Cryptocurrency Arbitrage bot written in C++ for detecting price differences between Korean exchanges and Binance☆13Jan 22, 2018Updated 8 years ago
- Verilog Ethernet components for FPGA implementation☆3,099Feb 27, 2025Updated last year
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆25Updated this week
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆48May 15, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Mar 25, 2023Updated 3 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- SystemVerilog Tutorial☆238Mar 7, 2026Updated 6 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 7 months ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆962Aug 3, 2026Updated last month
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆16Oct 10, 2020Updated 5 years ago
- An overview of TL-Verilog resources and projects☆91Apr 25, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆28Feb 15, 2016Updated 10 years ago
- M.2 PCIe Artix 7 FPGA Accelerator Card☆38Mar 17, 2025Updated last year
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆22May 7, 2018Updated 8 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated last year
- This high-frequency trading (HFT) bot is designed for low-latency trading in the EUR/USD currency pair. Utilizing advanced C++ techniques…☆18Jul 9, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,466Jul 5, 2024Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago