muditbhargava66 / High-Frequency-Trading-FPGA-SystemLinks
The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management module for accelerated and reliable trade execution.
☆145Updated last year
Alternatives and similar repositories for High-Frequency-Trading-FPGA-System
Users that are interested in High-Frequency-Trading-FPGA-System are comparing it to the libraries listed below
Sorting:
- High Frequency Trading using Vivado HLS☆159Updated 8 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆56Updated last year
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆45Updated last year
- AXI interface modules for Cocotb☆294Updated last month
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆435Updated 2 weeks ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆13Updated 5 years ago
- ☆234Updated 2 months ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆19Updated last year
- 100 Gbps TCP/IP stack for Vitis shells☆219Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆120Updated 3 years ago
- 10G Low Latency Ethernet☆85Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- Ethernet 10GE MAC☆46Updated 11 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 3 months ago
- SystemVerilog Tutorial☆178Updated this week
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆159Updated last year
- ☆166Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- UVM and System Verilog Manuals☆45Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆185Updated last week
- The UVM written in Python☆468Updated last week
- 100 Days of RTL☆402Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- An HDL design for sending data over Ethernet☆45Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆201Updated last year
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated 5 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆149Updated 7 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆151Updated 4 years ago