muditbhargava66 / High-Frequency-Trading-FPGA-SystemView external linksLinks
The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management module for accelerated and reliable trade execution.
☆172Apr 25, 2024Updated last year
Alternatives and similar repositories for High-Frequency-Trading-FPGA-System
Users that are interested in High-Frequency-Trading-FPGA-System are comparing it to the libraries listed below
Sorting:
- High Frequency Trading using Vivado HLS☆166Jun 8, 2017Updated 8 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆59Jan 10, 2024Updated 2 years ago
- Open source High-Frequency Trading Order Book with FPGA Acceleration☆62Jan 26, 2025Updated last year
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆78Dec 24, 2023Updated 2 years ago
- A HFT Market Simulation utilizing high-speed, efficient C++ and concurrent/parallel programming☆17Nov 3, 2023Updated 2 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated last month
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆32Jan 2, 2024Updated 2 years ago
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆20Jul 29, 2025Updated 6 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- AMD TCPDirect ultra low latency kernel bypass TCP and UDP implementation for AMD Solarflare network adapters, to be used with correspondi…☆76Feb 5, 2026Updated last week
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- M.2 PCIe Artix 7 FPGA Accelerator Card☆19Mar 17, 2025Updated 10 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆17Feb 12, 2024Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆15Jun 7, 2020Updated 5 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- Classify modulation of signals☆15Jan 16, 2020Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆895Updated this week
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- ☆77Aug 6, 2024Updated last year
- Yet another HFT framework☆50Updated this week
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago
- Implementation of an NPU that can be integrated into a RISC- V core through X-Interface.☆34Sep 17, 2024Updated last year
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 7 months ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- High performance, low latency high frequency trading system written from scratch in C++☆55Sep 14, 2023Updated 2 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Dec 14, 2023Updated 2 years ago
- ☆20Dec 19, 2025Updated last month