ikwzm / FPGA-SoC-Linux
FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de10-nano)
☆158Updated last year
Related projects: ⓘ
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆125Updated last year
- Example designs for FPGA Drive FMC☆211Updated 2 months ago
- ☆105Updated last week
- Examples using the Cyclone V SoC chip☆104Updated 5 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆84Updated last month
- ☆62Updated 2 months ago
- ☆61Updated 7 years ago
- ☆79Updated 7 years ago
- Avnet Board Definition Files☆122Updated 2 months ago
- Collection of Yocto Project layers to enable AMD Xilinx products☆135Updated last month
- ☆103Updated 2 months ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆213Updated 4 months ago
- Core description files for FuseSoC☆123Updated 4 years ago
- RISC-V Integration for PYNQ☆165Updated 5 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆52Updated 7 months ago
- FuseSoC standard core library☆105Updated last month
- ☆53Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆104Updated 4 years ago
- Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)☆198Updated 3 months ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆179Updated 5 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆57Updated last week
- Ethernet MAC 10/100 Mbps☆75Updated 4 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆92Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆87Updated 6 years ago
- ☆248Updated last month
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆98Updated 6 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆53Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆212Updated 4 months ago
- Verilog UART☆118Updated 11 years ago
- This is a wiki and code sharing for ZYNQ☆70Updated 8 years ago