ikwzm / FPGA-SoC-LinuxLinks
FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de10-nano)
☆162Updated last year
Alternatives and similar repositories for FPGA-SoC-Linux
Users that are interested in FPGA-SoC-Linux are comparing it to the libraries listed below
Sorting:
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆129Updated last year
- ☆69Updated 2 months ago
- ☆63Updated 7 years ago
- ☆111Updated 2 months ago
- Example designs for FPGA Drive FMC☆250Updated 4 months ago
- Examples using the Cyclone V SoC chip☆106Updated 6 years ago
- Avnet Board Definition Files☆133Updated last month
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆192Updated 6 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆66Updated 3 months ago
- This is a wiki and code sharing for ZYNQ☆71Updated 9 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆91Updated this week
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆101Updated 6 years ago
- A simple script to build a PMU firmware for Xilinx ZynqMP☆35Updated 3 months ago
- Board files to build Ultra 96 PYNQ image☆155Updated 5 months ago
- ☆55Updated 2 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆55Updated 3 weeks ago
- RISC-V Integration for PYNQ☆173Updated 5 years ago
- Collection of Yocto Project layers to enable AMD Xilinx products☆160Updated this week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- FuseSoC standard core library☆139Updated last week
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- ☆85Updated 8 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆211Updated last week
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)☆215Updated this week
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- ☆134Updated last month
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated 2 months ago
- Vivado build system☆69Updated 5 months ago