Alternatives and similar repositories for libmetal

Users that are interested in libmetal are comparing it to the libraries listed below

• Xilinx / open-amp
  ☆21Updated 4 months ago
• Xilinx / yocto-manifests
  Repo Manifests for the Yocto Project Build System
  ☆35Updated 3 weeks ago
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆65Updated last month
• Xilinx / meta-xilinx
  Collection of Yocto Project layers to enable AMD Xilinx products
  ☆167Updated 2 weeks ago
• Xilinx / meta-openamp
  ☆21Updated 3 weeks ago
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆61Updated 6 months ago
• Xilinx / meta-petalinux
  meta-petalinux distro layer supporting Xilinx Tools
  ☆96Updated 4 months ago
• Xilinx / arm-trusted-firmware
  ARM Trusted Firmware
  ☆32Updated 3 weeks ago
• ikwzm / FPGA-SoC-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…
  ☆166Updated 2 years ago
• fpgadeveloper / ethernet-fmc-zynq-gem
  Example design for the Ethernet FMC using the hard GEMs of the Zynq
  ☆59Updated 4 months ago
• Avnet / hdl
  ☆112Updated 6 months ago
• Xilinx-Wiki-Projects / software-prototypes
  ☆72Updated 3 months ago
• lucaceresoli / zynqmp-pmufw-builder
  A simple script to build a PMU firmware for Xilinx ZynqMP
  ☆36Updated 4 months ago
• bmartini / zynq-xdma
  Linux Driver for the Zynq FPGA DMA engine
  ☆90Updated 10 years ago
• altera-fpga / u-boot-socfpga
  Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…
  ☆111Updated this week
• Xilinx / bootgen
  bootgen source code
  ☆49Updated last month
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆58Updated 2 months ago
• intel / fpga-partial-reconfig
  Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow
  ☆89Updated 7 months ago
• analogdevicesinc / meta-adi
  This is the Analog Devices Inc. Yocto/OpenEmbedded layer
  ☆46Updated last month
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆69Updated 8 years ago
• imrickysu / ZYNQ-Cookbook
  This is a wiki and code sharing for ZYNQ
  ☆74Updated 9 years ago
• OpenDGPS / zynq-axi-dma-sg
  Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020
  ☆55Updated 8 years ago
• kraj / meta-altera
  Old Altera BSP layer for OpenEmbedded/Yocto Project ( please use https://github.com/altera-opensource/meta-intel-fpga-refdes)
  ☆49Updated 2 years ago
• RISCV-on-Microsemi-FPGA / CPUs
  CPUs
  ☆14Updated 4 years ago
• Digilent / digilent-vivado-scripts
  ☆69Updated 2 months ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆106Updated 7 years ago
• Xilinx / revCtrl
  Revision Control Labs and Materials
  ☆24Updated 7 years ago
• RHSResearchLLC / XilinxAR65444
  Repository for Xilinx PCIe DMA drivers
  ☆47Updated 7 years ago
• bmartini / zynq-axis
  Hardware, Linux Driver and Library for the Zynq AXI DMA interface
  ☆102Updated 7 years ago
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆41Updated 7 years ago