Digilent / digilent-appsLinks
☆14Updated 2 years ago
Alternatives and similar repositories for digilent-apps
Users that are interested in digilent-apps are comparing it to the libraries listed below
Sorting:
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated 2 months ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 8 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 9 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆55Updated 3 weeks ago
- ☆69Updated 2 months ago
- ☆21Updated 6 years ago
- turbo 8051☆29Updated 7 years ago
- u-boot-xarm from xilinx git repo with Digilent additions☆32Updated 10 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆68Updated 7 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆58Updated last year
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆56Updated 3 months ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- CAN Protocol Controller☆39Updated 10 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- I2C controller core☆43Updated 2 years ago
- Collection of open-source peripherals in Verilog☆177Updated 3 years ago
- An CAN bus Controller implemented in Verilog☆46Updated 10 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- FuseSoC standard core library☆139Updated last week
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago