A collection of Master XDC files for Digilent FPGA and Zynq boards.
☆653Nov 12, 2024Updated last year
Alternatives and similar repositories for digilent-xdc
Users that are interested in digilent-xdc are comparing it to the libraries listed below
Sorting:
- ☆488Jul 15, 2025Updated 7 months ago
- ☆669Dec 31, 2025Updated 2 months ago
- ☆70Jul 24, 2025Updated 7 months ago
- ☆14Mar 1, 2023Updated 3 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- ☆48May 18, 2016Updated 9 years ago
- ☆56Sep 26, 2022Updated 3 years ago
- ☆316Feb 26, 2026Updated last week
- ☆59Aug 2, 2022Updated 3 years ago
- ☆16Dec 5, 2025Updated 3 months ago
- ☆12Aug 10, 2018Updated 7 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- ☆14Jul 17, 2020Updated 5 years ago
- ☆25Feb 11, 2022Updated 4 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆87Jun 29, 2023Updated 2 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,055Feb 14, 2026Updated 2 weeks ago
- Universal utility for programming FPGA☆1,554Feb 26, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- ☆16Sep 26, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Support for Rocket Chip on Zynq FPGAs☆416Jan 29, 2019Updated 7 years ago
- A git-friendly Vivado wrapper☆247May 21, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,305Updated this week
- ☆23Jul 17, 2020Updated 5 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆267Nov 13, 2025Updated 3 months ago
- Vitis In-Depth Tutorials☆1,531Jan 29, 2026Updated last month
- Learn FPGA Programming, published by Packt☆205Jun 9, 2024Updated last year
- Python Productivity for ZYNQ☆2,277Updated this week
- HDL libraries and projects☆1,861Updated this week
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Xilinx Embedded Software (embeddedsw) Development☆1,152Nov 26, 2025Updated 3 months ago
- ☆18Jul 19, 2018Updated 7 years ago
- Bus bridges and other odds and ends☆644Apr 14, 2025Updated 10 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Oct 15, 2019Updated 6 years ago
- ☆42Jan 28, 2024Updated 2 years ago