Alternatives and similar repositories for digilent-xdc:

Users that are interested in digilent-xdc are comparing it to the libraries listed below

• Digilent / vivado-boards
  ☆431Updated 3 months ago
• Digilent / vivado-library
  ☆613Updated 9 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆776Updated 3 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆549Updated last week
• alexforencich / verilog-uart
  Verilog UART
  ☆476Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,260Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,053Updated 2 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆801Updated 2 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆615Updated 2 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆603Updated 2 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆649Updated 5 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆606Updated last week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆997Updated 3 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆616Updated 3 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆422Updated 7 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,692Updated 2 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆569Updated this week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆420Updated last month
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆233Updated 11 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆682Updated last month
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆523Updated last week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆441Updated 3 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆936Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆826Updated 2 weeks ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,272Updated last year
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆579Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆908Updated 5 months ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆459Updated 2 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆299Updated last year
• Xilinx / XilinxBoardStore
  ☆286Updated this week