Alternatives and similar repositories for digilent-xdc

Users that are interested in digilent-xdc are comparing it to the libraries listed below

• Digilent / vivado-boards
  ☆471Updated 4 months ago
• Digilent / vivado-library
  ☆646Updated 3 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆603Updated 7 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆514Updated 8 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆466Updated 2 weeks ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆693Updated 2 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆841Updated 4 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆597Updated 7 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,405Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆840Updated 8 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆657Updated 8 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆242Updated last year
• Xilinx / PYNQ_Workshop
  ☆454Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆540Updated 2 years ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆666Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆673Updated 3 weeks ago
• Xilinx / XilinxBoardStore
  ☆303Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆673Updated 2 weeks ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆466Updated last week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,123Updated 4 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆446Updated 6 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆528Updated 4 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆481Updated this week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆814Updated 3 weeks ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆390Updated 2 months ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆411Updated this week
• Xilinx / Vivado-Design-Tutorials
  ☆235Updated 3 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,141Updated 5 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆350Updated 8 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆616Updated last week