Alternatives and similar repositories for digilent-xdc

Users that are interested in digilent-xdc are comparing it to the libraries listed below

• Digilent / vivado-boards
  ☆479Updated 5 months ago
• Digilent / vivado-library
  ☆659Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆615Updated 8 months ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆556Updated 2 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆245Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆473Updated 2 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆523Updated 10 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆859Updated 4 years ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆841Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆669Updated 10 months ago
• Xilinx / XilinxBoardStore
  ☆310Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆605Updated 7 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆545Updated 4 years ago
• Xilinx / PYNQ_Workshop
  ☆462Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆852Updated 10 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆708Updated 2 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆678Updated 5 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆688Updated last month
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆447Updated this week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆739Updated 11 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆418Updated 2 weeks ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,158Updated 7 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆692Updated 2 weeks ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆750Updated 3 weeks ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆556Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,036Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆682Updated 3 weeks ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆351Updated 8 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,453Updated 3 weeks ago
• Xilinx / Vivado-Design-Tutorials
  ☆244Updated last month