A collection of Master XDC files for Digilent FPGA and Zynq boards.
☆677Nov 12, 2024Updated last year
Alternatives and similar repositories for digilent-xdc
Users that are interested in digilent-xdc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆506Jul 15, 2025Updated 10 months ago
- ☆686Dec 31, 2025Updated 5 months ago
- ☆75Jul 24, 2025Updated 10 months ago
- ☆14Mar 1, 2023Updated 3 years ago
- ☆48May 18, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆56Sep 26, 2022Updated 3 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- ☆17Dec 5, 2025Updated 6 months ago
- Learn FPGA Programming, published by Packt☆209Jun 9, 2024Updated 2 years ago
- ☆328Jun 4, 2026Updated last week
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Oct 15, 2019Updated 6 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- ☆59Aug 2, 2022Updated 3 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A git-friendly Vivado wrapper☆247May 21, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- ☆16Jul 28, 2020Updated 5 years ago
- ☆263May 28, 2026Updated 2 weeks ago
- ☆14Jul 17, 2020Updated 5 years ago
- Vitis In-Depth Tutorials☆1,585May 22, 2026Updated 3 weeks ago
- ☆12Jul 17, 2020Updated 5 years ago
- Universal utility for programming FPGA☆1,651Jun 4, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python Productivity for ZYNQ☆2,311Mar 2, 2026Updated 3 months ago
- ☆22Aug 25, 2016Updated 9 years ago
- Verilog Ethernet components for FPGA implementation☆2,982Feb 27, 2025Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,078Jun 5, 2026Updated last week
- ☆26Feb 11, 2022Updated 4 years ago
- Xilinx Embedded Software (embeddedsw) Development☆1,198Jun 3, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Updated this week
- ☆18Nov 11, 2019Updated 6 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆42Oct 15, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- nextpnr portable FPGA place and route tool☆1,694Jun 5, 2026Updated last week
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- Yosys Open SYnthesis Suite☆4,513Jun 7, 2026Updated last week
- ☆37Aug 21, 2025Updated 9 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Updated this week
- Bus bridges and other odds and ends☆679Jun 2, 2026Updated last week