Alternatives and similar repositories for digilent-xdc:

Users that are interested in digilent-xdc are comparing it to the libraries listed below

• Digilent / vivado-boards
  ☆425Updated 2 months ago
• Digilent / vivado-library
  ☆607Updated 8 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆593Updated last month
• alexforencich / verilog-uart
  Verilog UART
  ☆465Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆426Updated 3 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆760Updated 3 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆792Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆529Updated last month
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,242Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆604Updated last week
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆231Updated 10 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆402Updated 6 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆323Updated 7 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆647Updated 4 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆593Updated last week
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆278Updated last year
• Xilinx / XilinxBoardStore
  ☆280Updated 2 weeks ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆602Updated this week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆590Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,029Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆972Updated 3 years ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆575Updated 4 years ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆440Updated 2 years ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆380Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆564Updated 7 years ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆552Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆731Updated last week
• pyuvm / pyuvm
  The UVM written in Python
  ☆415Updated this week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆633Updated 2 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,252Updated 11 months ago