Alternatives and similar repositories for digilent-xdc:

Users that are interested in digilent-xdc are comparing it to the libraries listed below

• Digilent / vivado-boards
  ☆408Updated 2 weeks ago
• Digilent / vivado-library
  ☆590Updated 6 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆766Updated 5 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆584Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆507Updated last week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,181Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆433Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,583Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆559Updated 6 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆566Updated 6 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆550Updated this week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆562Updated 4 years ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆663Updated 7 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆221Updated 7 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆387Updated 3 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆915Updated 3 years ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆585Updated 2 weeks ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆999Updated 5 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆725Updated 3 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆548Updated last year
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,235Updated 8 months ago
• Xilinx / XilinxBoardStore
  ☆270Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆384Updated 4 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆313Updated 7 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆267Updated last year
• pyuvm / pyuvm
  The UVM written in Python
  ☆393Updated last week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆795Updated last week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆756Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,183Updated 8 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆537Updated last week