A collection of Master XDC files for Digilent FPGA and Zynq boards.
☆671Nov 12, 2024Updated last year
Alternatives and similar repositories for digilent-xdc
Users that are interested in digilent-xdc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆501Jul 15, 2025Updated 10 months ago
- ☆682Dec 31, 2025Updated 4 months ago
- ☆74Jul 24, 2025Updated 10 months ago
- ☆14Mar 1, 2023Updated 3 years ago
- ☆48May 18, 2016Updated 10 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆56Sep 26, 2022Updated 3 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- ☆17Dec 5, 2025Updated 5 months ago
- ☆325Updated this week
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Oct 15, 2019Updated 6 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- ☆59Aug 2, 2022Updated 3 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- A git-friendly Vivado wrapper☆247May 21, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- ☆16Jul 28, 2020Updated 5 years ago
- ☆262May 11, 2026Updated last week
- Vitis In-Depth Tutorials☆1,576Mar 25, 2026Updated 2 months ago
- ☆14Jul 17, 2020Updated 5 years ago
- Universal utility for programming FPGA☆1,635Updated this week
- ☆12Jul 17, 2020Updated 5 years ago
- Python Productivity for ZYNQ☆2,303Mar 2, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Aug 25, 2016Updated 9 years ago
- Verilog Ethernet components for FPGA implementation☆2,965Feb 27, 2025Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,075Apr 24, 2026Updated last month
- ☆25Feb 11, 2022Updated 4 years ago
- Xilinx Embedded Software (embeddedsw) Development☆1,188May 18, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262Updated this week
- ☆18Nov 11, 2019Updated 6 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆42Oct 15, 2019Updated 6 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- nextpnr portable FPGA place and route tool☆1,671Updated this week
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- Yosys Open SYnthesis Suite☆4,464Updated this week
- ☆36Aug 21, 2025Updated 9 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- Bus bridges and other odds and ends☆669Mar 10, 2026Updated 2 months ago
- ☆12Aug 10, 2018Updated 7 years ago