Digilent / digilent-xdcLinks
A collection of Master XDC files for Digilent FPGA and Zynq boards.
☆590Updated 6 months ago
Alternatives and similar repositories for digilent-xdc
Users that are interested in digilent-xdc are comparing it to the libraries listed below
Sorting:
- ☆440Updated 5 months ago
- ☆616Updated 11 months ago
- Various HDL (Verilog) IP Cores☆798Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆616Updated 3 months ago
- Bus bridges and other odds and ends☆560Updated last month
- lowRISC Style Guides☆429Updated 8 months ago
- Verilog AXI stream components for FPGA implementation☆808Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- A git-friendly Vivado wrapper☆235Updated last year
- Verilog UART☆487Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- Common SystemVerilog components☆623Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆957Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆669Updated this week
- Verilog AXI components for FPGA implementation☆1,724Updated 3 months ago
- An Open-source FPGA IP Generator☆915Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆915Updated 6 months ago
- A huge VHDL library for FPGA and digital ASIC development☆384Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆399Updated 3 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- Verilog SDRAM memory controller☆332Updated 8 years ago
- synthesiseable ieee 754 floating point library in verilog☆638Updated 2 years ago
- SPI Master for FPGA - VHDL and Verilog☆291Updated last year
- SystemVerilog to Verilog conversion☆630Updated 2 weeks ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆490Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆578Updated 7 years ago
- VeeR EH1 core☆879Updated 2 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆493Updated 6 months ago