Alternatives and similar repositories for digilent-xdc

Users that are interested in digilent-xdc are comparing it to the libraries listed below

• Digilent / vivado-boards
  ☆462Updated 2 months ago
• Digilent / vivado-library
  ☆631Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆587Updated 5 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆505Updated 6 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆671Updated 2 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆829Updated 4 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆641Updated 6 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆235Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆517Updated 2 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆830Updated 6 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆453Updated 3 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆743Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆593Updated 7 years ago
• Xilinx / XilinxBoardStore
  ☆295Updated 3 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,369Updated this week
• Xilinx / PYNQ_Workshop
  ☆450Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆509Updated 3 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆440Updated 4 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆642Updated 2 weeks ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆588Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆654Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆665Updated 2 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆406Updated 2 weeks ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,117Updated 3 months ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆724Updated 7 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆510Updated 9 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last week
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆342Updated 8 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆712Updated 2 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆993Updated this week