Alternatives and similar repositories for digilent-xdc:

Users that are interested in digilent-xdc are comparing it to the libraries listed below

• Digilent / vivado-boards
  ☆419Updated last month
• Digilent / vivado-library
  ☆601Updated 7 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆743Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆446Updated last year
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆591Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆777Updated 6 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆521Updated 2 weeks ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆564Updated last year
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆270Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆408Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆576Updated 7 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,204Updated 3 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆641Updated 3 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,609Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,010Updated last week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆562Updated 6 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆572Updated 2 weeks ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆595Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆389Updated 5 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆943Updated 3 years ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆385Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆402Updated last month
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆225Updated 9 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆306Updated 2 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆479Updated this week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆399Updated 2 weeks ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,211Updated 9 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆551Updated this week
• Xilinx / XilinxBoardStore
  ☆274Updated last week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆372Updated this week