Alternatives and similar repositories for digilent-xdc

Users that are interested in digilent-xdc are comparing it to the libraries listed below

• Digilent / vivado-boards
  ☆484Updated 6 months ago
• Digilent / vivado-library
  ☆666Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆632Updated 9 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆681Updated 11 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆534Updated 11 months ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆570Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆477Updated 3 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆717Updated 2 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆450Updated last week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆422Updated 2 weeks ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆246Updated last year
• Xilinx / XilinxBoardStore
  ☆313Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆871Updated 4 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆560Updated 4 years ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆690Updated last month
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆859Updated 11 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,047Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆699Updated 2 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆614Updated 7 years ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 6 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆867Updated last week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆457Updated 8 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆706Updated this week
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆357Updated 8 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆609Updated 3 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆682Updated 6 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆250Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆641Updated 3 weeks ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆760Updated 2 weeks ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆324Updated 2 years ago