A collection of Master XDC files for Digilent FPGA and Zynq boards.
☆725Oct 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for digilent-xdc
Users that are interested in digilent-xdc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆532Oct 13, 2026Updated 3 weeks ago
- ☆710Oct 13, 2026Updated 3 weeks ago
- ☆14Mar 1, 2023Updated 3 years ago
- ☆81Oct 16, 2026Updated 2 weeks ago
- ☆16Jul 28, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆48May 18, 2016Updated 10 years ago
- ☆12Jul 16, 2020Updated 6 years ago
- ☆11Jul 20, 2020Updated 6 years ago
- ☆342Oct 26, 2026Updated last week
- ☆59Aug 2, 2022Updated 4 years ago
- ☆56Sep 26, 2022Updated 4 years ago
- ☆24Jul 17, 2020Updated 6 years ago
- A git-friendly Vivado wrapper☆247May 21, 2024Updated 2 years ago
- Xilinx Embedded Software (embeddedsw) Development☆1,247Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Jul 17, 2020Updated 6 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,103Jul 13, 2026Updated 3 months ago
- ☆22Aug 25, 2016Updated 10 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 3 weeks ago
- Verilog Ethernet components for FPGA implementation☆3,142Feb 27, 2025Updated last year
- Vitis In-Depth Tutorials☆1,628Sep 9, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,858Updated this week
- Standalone IP with ARM-AMBA/AXI capable device. Enables sending and receiving data via SpaceWire protocol. Tested on Xilinx FPGA (ZYNQ).☆13Jul 12, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆20Oct 12, 2026Updated 3 weeks ago
- Python Productivity for ZYNQ☆2,378Oct 16, 2026Updated 2 weeks ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆43Oct 15, 2019Updated 7 years ago
- ☆20Jul 21, 2020Updated 6 years ago
- ☆291Oct 26, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,992Mar 25, 2026Updated 7 months ago
- Build your hardware, easily!☆4,188Updated this week
- ☆27Feb 11, 2022Updated 4 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆89Mar 21, 2026Updated 7 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- nextpnr portable FPGA place and route tool☆1,785Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- GNU toolchain for RISC-V, including GCC☆4,655Updated this week
- Universal utility for programming FPGA☆1,782Updated this week
- ☆104Aug 31, 2021Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago