Alternatives and similar repositories for MicroZed-Chronicles:

Users that are interested in MicroZed-Chronicles are comparing it to the libraries listed below

• Avnet / hdl
  ☆108Updated last week
• bmartini / zynq-axis
  Hardware, Linux Driver and Library for the Zynq AXI DMA interface
  ☆100Updated 6 years ago
• analogdevicesinc / fpgahdl_xilinx
  (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…
  ☆88Updated 6 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆232Updated last month
• robertofem / CycloneVSoC-examples
  Examples using the Cyclone V SoC chip
  ☆106Updated 5 years ago
• imrickysu / ZYNQ-Cookbook
  This is a wiki and code sharing for ZYNQ
  ☆71Updated 8 years ago
• Xilinx / XilinxBoardStore
  ☆272Updated this week
• yol / ethernet_mac
  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
  ☆159Updated last year
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆229Updated 9 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆350Updated this week
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 5 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆125Updated 2 years ago
• Avnet / bdf
  Avnet Board Definition Files
  ☆130Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆518Updated last week
• fpgadeveloper / zedboard-axi-dma
  Demonstration of the AXI DMA engine on the ZedBoard
  ☆51Updated 3 years ago
• Xilinx-Wiki-Projects / ZCU102-Ethernet
  Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.
  ☆59Updated this week
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆232Updated 9 months ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆94Updated 2 years ago
• Digilent / ZYBO
  ☆61Updated 7 years ago
• bmartini / zynq-xdma
  Linux Driver for the Zynq FPGA DMA engine
  ☆87Updated 10 years ago
• fpgadeveloper / microzed-axi-dma
  Demonstration of the AXI DMA engine on the MicroZed
  ☆26Updated 3 years ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆372Updated this week
• ATaylorCEngFIET / Hackster
  Files used with hackster examples
  ☆143Updated 4 years ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆568Updated 4 years ago
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆230Updated last year
• Digilent / digilent-vivado-scripts
  ☆65Updated 7 months ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆183Updated last year
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆225Updated 2 years ago
• Digilent / Zybo-Z7-20-pcam-5c
  ☆54Updated 2 years ago
• gatecat / CSI2Rx
  Open Source 4k CSI-2 Rx core for Xilinx FPGAs
  ☆389Updated 6 years ago