Source files for SiFive's Freedom platforms
☆1,147Jul 17, 2026Updated 2 months ago
Alternatives and similar repositories for freedom
Users that are interested in freedom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Open Source Software for Developing on the Freedom E Platform - Deprecated☆584Jul 1, 2024Updated 2 years ago
- Rocket Chip Generator☆3,869Updated this week
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,238Sep 11, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Support for Rocket Chip on Zynq FPGAs☆424Jan 29, 2019Updated 7 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,853Mar 24, 2021Updated 5 years ago
- An open-source microcontroller system based on RISC-V☆1,067Feb 6, 2024Updated 2 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,390Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- Chisel: A Modern Hardware Design Language☆4,786Sep 11, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated last week
- chisel tutorial exercises and answers☆756Jan 6, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Freedom U Software Development Kit (FUSDK)☆309Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,262Sep 8, 2026Updated last week
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated last year
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,001Nov 15, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,040Sep 10, 2026Updated last week
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A 32-bit Microcontroller featuring a RISC-V core☆165Feb 28, 2018Updated 8 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,062Updated this week
- Tools for SiFive's Freedom Platform☆218Aug 26, 2021Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,461Sep 12, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,234Updated this week
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- RISC-V Proxy Kernel☆708Oct 2, 2025Updated 11 months ago
- RISC-V CPU Core☆449Jun 24, 2025Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Random instruction generator for RISC-V processor verification☆1,356Sep 4, 2026Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,157Mar 2, 2022Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- ☆139May 13, 2022Updated 4 years ago
- IC design and development should be faster，simpler and more reliable☆2,017Dec 31, 2021Updated 4 years ago