Source files for SiFive's Freedom platforms
☆1,148Jul 17, 2026Updated 3 months ago
Alternatives and similar repositories for freedom
Users that are interested in freedom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,892Sep 13, 2026Updated last month
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Open Source Software for Developing on the Freedom E Platform - Deprecated☆583Jul 1, 2024Updated 2 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆425Jan 29, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,271Oct 8, 2026Updated 2 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,854Mar 24, 2021Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,171Updated this week
- An open-source microcontroller system based on RISC-V☆1,073Feb 6, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,438Oct 17, 2026Updated last week
- RISC-V Tools (ISA Simulator and Tests)☆1,196Dec 22, 2022Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,821Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- chisel tutorial exercises and answers☆758Jan 6, 2022Updated 4 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 8 years ago
- Freedom U Software Development Kit (FUSDK)☆309Oct 9, 2026Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,010Nov 15, 2024Updated last year
- A 32-bit Microcontroller featuring a RISC-V core☆166Feb 28, 2018Updated 8 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,055Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- ☆139May 13, 2022Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- Spike, a RISC-V ISA Simulator☆3,266Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,477Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,135Updated this week
- RISC-V Proxy Kernel☆711Oct 2, 2025Updated last year
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Random instruction generator for RISC-V processor verification☆1,372Updated this week
- IC design and development should be faster，simpler and more reliable☆2,029Dec 31, 2021Updated 4 years ago
- VeeR EH1 core☆970Jul 16, 2026Updated 3 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆695Jul 16, 2025Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- Tools for SiFive's Freedom Platform☆218Aug 26, 2021Updated 5 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,194Mar 2, 2022Updated 4 years ago