Alternatives and similar repositories for freedom:

Users that are interested in freedom are comparing it to the libraries listed below

• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆859Updated 3 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆848Updated last year
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆595Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆641Updated 3 months ago
• sifive / freedom-e-sdk
  Open Source Software for Developing on the Freedom E Platform - Deprecated
  ☆584Updated 7 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,010Updated last week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆928Updated last year
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,471Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,360Updated 2 weeks ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,382Updated this week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆711Updated 3 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,810Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,066Updated 2 weeks ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,151Updated 2 years ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆860Updated 4 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆943Updated 3 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆513Updated 4 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆700Updated 6 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆667Updated 4 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,207Updated this week
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,010Updated 5 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,750Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆592Updated 2 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,669Updated last week
• riscv-software-src / riscv-tests
  ☆938Updated 2 weeks ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆403Updated 6 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,248Updated 9 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,291Updated 7 months ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆463Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆614Updated 7 months ago