eminfedar / fedar-e1-rv32iLinks
5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.
☆23Updated 2 years ago
Alternatives and similar repositories for fedar-e1-rv32i
Users that are interested in fedar-e1-rv32i are comparing it to the libraries listed below
Sorting:
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆206Updated 4 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆15Updated 2 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆26Updated 4 years ago
- Building a busybox based RiscV 64-bit GNU/Linux system from scratch☆52Updated 6 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆34Updated 3 months ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆103Updated last year
- 64-bit RISC-V processor☆16Updated 2 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- Basic RISC-V Test SoC☆137Updated 6 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆132Updated 5 years ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- A Single Cycle Risc-V 32 bit CPU☆48Updated 2 years ago
- This repository contains the design files of RISC-V Pipeline Core☆49Updated 2 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated 11 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆99Updated last year
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆12Updated 2 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆16Updated 4 years ago
- A simple implementation of a UART modem in Verilog.☆142Updated 3 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆137Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- Repository for Hornet RISC-V Core☆18Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆142Updated 9 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated 2 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆133Updated last month
- An open source CPU design and verification platform for academia☆107Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- An implementation of the CORDIC algorithm in Verilog.☆98Updated 6 years ago