5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.
☆24Dec 4, 2022Updated 3 years ago
Alternatives and similar repositories for fedar-e1-rv32i
Users that are interested in fedar-e1-rv32i are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- Rotate Your Screen☆10Apr 27, 2019Updated 7 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆214Jun 5, 2021Updated 4 years ago
- riscv toy kernel☆20Jan 5, 2024Updated 2 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- TÜRKİYE AÇIK KAYNAK PLATFORMU Pardus Uygulama Geliştirme Yarışması kuralları gereği proje geliştirme ortamı olarak https://kod.pardus.org…☆11May 24, 2021Updated 4 years ago
- ☆17Sep 16, 2022Updated 3 years ago
- a Simple One-Click .Deb Package Installer☆16Sep 17, 2019Updated 6 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 4 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆115Jun 11, 2024Updated last year
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- 清华大学《计算机组成原理》大实验——五级流水线 RISC-V 处理器。「奋战三星期，造台计算机」☆22Mar 11, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- a Qt-Based Prayer Times application for Win/Linux/Mac☆35Sep 2, 2025Updated 8 months ago
- Valf is a remote connection tool that allows you to manage your servers.☆20Jun 12, 2021Updated 4 years ago
- 微信小程序-移动端商城☆14Jul 25, 2017Updated 8 years ago
- ☆15Apr 19, 2022Updated 4 years ago
- Rust dilini en temelden basit örneklerle anlatan, derslerde kullanılmak üzere hazırlanmış açık kaynak slaytlardır.☆55Mar 20, 2024Updated 2 years ago
- Binalyze logger is an easily customizable wrapper for logrus with log rotation☆28Sep 3, 2021Updated 4 years ago
- Go emulator for MOS 6502☆13Jun 25, 2021Updated 4 years ago
- Check licenses in your go package with this action!☆27Feb 19, 2022Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆15Mar 24, 2026Updated last month
- 伴伴學 RISC-V RV32I Architecture CPU☆31Sep 23, 2022Updated 3 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆28Mar 11, 2022Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 5 years ago
- A drop of musical taste from every contributor... Welcome to the developer's collaborative playlist.☆20Sep 19, 2023Updated 2 years ago
- ☆20Aug 5, 2024Updated last year
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- ☆16Apr 8, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Deprem yardım projesinin bir parçası olarak uydu görüntülerini TIFF formatı üzerinden belirlenen genişlik ve yükseklikte parçalara ayırma…☆11Feb 22, 2023Updated 3 years ago
- Linux Ubuntu Pardus için osmanlıca klavye. Ottoman language keyboard layout for Linux (Ubuntu,pardus etc.).☆13May 31, 2022Updated 3 years ago
- 5 stage pipeline, single cycle risc-V implementation☆32Mar 9, 2024Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20Updated this week
- ☆18Jan 16, 2025Updated last year
- ☆11Mar 25, 2018Updated 8 years ago
- ☆13Dec 27, 2021Updated 4 years ago