eminfedar / fedar-e1-rv32i
5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.
☆21Updated last year
Related projects ⓘ
Alternatives and complementary repositories for fedar-e1-rv32i
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆186Updated 3 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆24Updated 3 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆19Updated last year
- 64-bit RISC-V processor☆12Updated last year
- Building a busybox based RiscV 64-bit GNU/Linux system from scratch☆49Updated 5 years ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆13Updated last year
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆15Updated last year
- KASIRGA-GUN | RV32IMCX☆12Updated 2 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆67Updated 10 months ago
- Repository for Hornet RISC-V Core☆19Updated 2 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆12Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆114Updated 4 years ago
- Single Cycle RISC MIPS Processor☆30Updated 3 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆96Updated 4 months ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆14Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆27Updated 10 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆142Updated last year
- This repository contains the design files of RISC-V Pipeline Core☆30Updated last year
- A simple implementation of a UART modem in Verilog.☆100Updated 3 years ago
- Verilog/SystemVerilog Guide☆54Updated 10 months ago
- SystemVerilog Tutorial☆113Updated 11 months ago
- IEEE 754 floating point unit in Verilog☆127Updated 8 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆12Updated 11 months ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆53Updated 2 years ago
- An open source CPU design and verification platform for academia☆88Updated 4 years ago
- Simple cache design implementation in verilog☆38Updated 11 months ago
- RISC-V Verification Interface☆74Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆183Updated this week
- a super-simple pipelined verilog divider. flexible to define stages☆50Updated 5 years ago