eminfedar / fedar-e1-rv32iLinks
5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.
☆23Updated 2 years ago
Alternatives and similar repositories for fedar-e1-rv32i
Users that are interested in fedar-e1-rv32i are comparing it to the libraries listed below
Sorting:
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆210Updated 4 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆107Updated last year
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆15Updated 2 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆26Updated 4 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated last year
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆153Updated 2 years ago
- Building a busybox based RiscV 64-bit GNU/Linux system from scratch☆52Updated 6 years ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆14Updated 2 months ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆36Updated last month
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆13Updated 2 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Updated 5 years ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- A Single Cycle Risc-V 32 bit CPU☆50Updated last month
- Verilog HDL files☆153Updated last year
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Updated 3 years ago
- ☆17Updated 2 years ago
- opensource EDA tool flor VLSI design☆34Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆140Updated 3 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆11Updated 9 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆127Updated 4 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆146Updated 4 years ago
- ☆20Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆110Updated last year
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆18Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆151Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated last year