5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.
☆24Dec 4, 2022Updated 3 years ago
Alternatives and similar repositories for fedar-e1-rv32i
Users that are interested in fedar-e1-rv32i are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 4 years ago
- Rotate Your Screen☆10Apr 27, 2019Updated 7 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆215Jun 5, 2021Updated 5 years ago
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 4 years ago
- Install Linux programs easily after a fresh boot. (Only for Debian-Based Distros)☆13Mar 23, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago
- An implementation of 5-stages RISC-V CPU☆12Jul 22, 2022Updated 4 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆116Jun 11, 2024Updated 2 years ago
- ☆20Sep 16, 2022Updated 4 years ago
- Android开发-注册登录与手机验证登录☆12Jan 2, 2019Updated 7 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 5 years ago
- 清华大学《计算机组成原理》大实验——五级流水线 RISC-V 处理器。「奋战三星期，造台计算机」☆23Mar 11, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Valf is a remote connection tool that allows you to manage your servers.☆20Jun 12, 2021Updated 5 years ago
- A drop of musical taste from every contributor... Welcome to the developer's collaborative playlist.☆20Sep 19, 2023Updated 3 years ago
- a Qt-Based Prayer Times application for Win/Linux/Mac☆34Sep 2, 2025Updated last year
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- Calculates the calories of food.☆28Sep 2, 2020Updated 6 years ago
- Rust dilini en temelden basit örneklerle anlatan, derslerde kullanılmak üzere hazırlanmış açık kaynak slaytlardır.☆56Mar 20, 2024Updated 2 years ago
- Binalyze logger is an easily customizable wrapper for logrus with log rotation☆28Sep 3, 2021Updated 5 years ago
- Implementing a RISC-V CPU on FPGA(Cyclone II)☆25Feb 19, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Trust-based Recruitment Mechanism in Mobile Crowd Sensing. This is the demonstration for our trust mechanism and recruitment algorithms.☆11Jun 13, 2018Updated 8 years ago
- Check licenses in your go package with this action!☆27Feb 19, 2022Updated 4 years ago
- PyGObject examples☆10Jun 24, 2022Updated 4 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- ☆15Mar 24, 2026Updated 6 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 4 years ago
- K210芯片的裸机编程代码使用案例，供学习使用，使用的是亚博智能的K210开发板套件（不是打广告哈）（在design_maix中已经支持了maix bit和maixduino开发板）。☆12Feb 16, 2021Updated 5 years ago
- 伴伴學 RISC-V RV32I Architecture CPU☆32Sep 23, 2022Updated 4 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆20Mar 26, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- Linux Ubuntu Pardus için osmanlıca klavye. Ottoman language keyboard layout for Linux (Ubuntu,pardus etc.).☆13May 31, 2022Updated 4 years ago
- A simple oscilloscope based on STM32F411CEU6☆22May 9, 2024Updated 2 years ago
- Slides for my talk: "Introduction to system programming in Rust"☆17May 2, 2026Updated 4 months ago
- Linux环境Ｃ代码，来自书<Unix/Linux 编程实践教程>☆15Sep 7, 2016Updated 10 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- a twitter bot that mirrors random post to twitter from r/ProgrammerHumor☆14Dec 10, 2022Updated 3 years ago