5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.
☆24Dec 4, 2022Updated 3 years ago
Alternatives and similar repositories for fedar-e1-rv32i
Users that are interested in fedar-e1-rv32i are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- Rotate Your Screen☆10Apr 27, 2019Updated 7 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆214Jun 5, 2021Updated 4 years ago
- riscv toy kernel☆21Jan 5, 2024Updated 2 years ago
- Repository for Hornet RISC-V Core☆20Sep 15, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- TÜRKİYE AÇIK KAYNAK PLATFORMU Pardus Uygulama Geliştirme Yarışması kuralları gereği proje geliştirme ortamı olarak https://kod.pardus.org…☆11May 24, 2021Updated 5 years ago
- Install Linux programs easily after a fresh boot. (Only for Debian-Based Distros)☆13Mar 23, 2019Updated 7 years ago
- ☆17Sep 16, 2022Updated 3 years ago
- a Simple One-Click .Deb Package Installer☆16Sep 17, 2019Updated 6 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 4 years ago
- Android开发-注册登录与手机验证登录☆12Jan 2, 2019Updated 7 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆115Jun 11, 2024Updated last year
- 清华大学《计算机组成原理》大实验——五级流水线 RISC-V 处理器。「奋战三星期，造台计算机」☆22Mar 11, 2023Updated 3 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆17Oct 10, 2023Updated 2 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- Valf is a remote connection tool that allows you to manage your servers.☆20Jun 12, 2021Updated 4 years ago
- 微信小程序-移动端商城☆14Jul 25, 2017Updated 8 years ago
- ☆15Apr 19, 2022Updated 4 years ago
- Calculates the calories of food.☆28Sep 2, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rust dilini en temelden basit örneklerle anlatan, derslerde kullanılmak üzere hazırlanmış açık kaynak slaytlardır.☆55Mar 20, 2024Updated 2 years ago
- Binalyze logger is an easily customizable wrapper for logrus with log rotation☆28Sep 3, 2021Updated 4 years ago
- Check licenses in your go package with this action!☆27Feb 19, 2022Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 4 years ago
- 伴伴學 RISC-V RV32I Architecture CPU☆31Sep 23, 2022Updated 3 years ago
- Basit bir sunucu - istemci örneği☆11Nov 19, 2025Updated 6 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 5 years ago
- A drop of musical taste from every contributor... Welcome to the developer's collaborative playlist.☆20Sep 19, 2023Updated 2 years ago
- ☆12Mar 15, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆20Aug 5, 2024Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- ☆16Apr 8, 2023Updated 3 years ago
- Deprem yardım projesinin bir parçası olarak uydu görüntülerini TIFF formatı üzerinden belirlenen genişlik ve yükseklikte parçalara ayırma…☆11Feb 22, 2023Updated 3 years ago
- STM32 library for SPI ST7735 LCD☆16Mar 31, 2016Updated 10 years ago