5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.
☆24Dec 4, 2022Updated 3 years ago
Alternatives and similar repositories for fedar-e1-rv32i
Users that are interested in fedar-e1-rv32i are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 4 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆215Jun 5, 2021Updated 5 years ago
- Rotate Your Screen☆10Apr 27, 2019Updated 7 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 5 years ago
- Install Linux programs easily after a fresh boot. (Only for Debian-Based Distros)☆13Mar 23, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆116Jun 11, 2024Updated 2 years ago
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 4 years ago
- riscv toy kernel☆22Jan 5, 2024Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆24Apr 13, 2023Updated 3 years ago
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago
- This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit☆14Jul 10, 2020Updated 6 years ago
- a Simple One-Click .Deb Package Installer☆16Sep 17, 2019Updated 7 years ago
- ☆12Sep 10, 2025Updated last year
- ☆20Sep 16, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Android开发-注册登录与手机验证登录☆12Jan 2, 2019Updated 7 years ago
- A drop of musical taste from every contributor... Welcome to the developer's collaborative playlist.☆20Sep 19, 2023Updated 3 years ago
- another lightdm-greeter☆25Nov 16, 2022Updated 3 years ago
- Implementing a RISC-V CPU on FPGA(Cyclone II)☆26Feb 19, 2023Updated 3 years ago
- A documentation on my findings in Cadence☆11Feb 27, 2020Updated 6 years ago
- 微信小程序-移动端商城☆14Jul 25, 2017Updated 9 years ago
- Calculates the calories of food.☆28Sep 2, 2020Updated 6 years ago
- 清华大学《计算机组成原理》大实验——五级流水线 RISC-V 处理器。「奋战三星期，造台计算机」☆24Mar 11, 2023Updated 3 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Rust dilini en temelden basit örneklerle anlatan, derslerde kullanılmak üzere hazırlanmış açık kaynak slaytlardır.☆55Mar 20, 2024Updated 2 years ago
- Advanced Verification Methodologies for RISC-V and related IP☆10Jan 16, 2023Updated 3 years ago
- A high-performance, PPA (Performance, Power, Area) optimized Arithmetic Logic Unit (ALU) designed for a 32-bit processor core. This proje…☆15Oct 21, 2026Updated 2 weeks ago
- Check licenses in your go package with this action!☆27Feb 19, 2022Updated 4 years ago
- Basit bir sunucu - istemci örneği☆11Nov 19, 2025Updated 11 months ago
- PyGObject examples☆10Jun 24, 2022Updated 4 years ago
- fbDOOM with RISC-V Vector optimizations☆18Aug 30, 2023Updated 3 years ago
- ☆12Mar 15, 2022Updated 4 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆29Mar 11, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 伴伴學 RISC-V RV32I Architecture CPU☆32Sep 23, 2022Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 5 years ago
- Slides for my talk: "Introduction to system programming in Rust"☆17May 2, 2026Updated 6 months ago
- ☆16Apr 8, 2023Updated 3 years ago
- Deprem yardım projesinin bir parçası olarak uydu görüntülerini TIFF formatı üzerinden belirlenen genişlik ve yükseklikte parçalara ayırma…☆11Feb 22, 2023Updated 3 years ago
- RISC-V Processor Tracing tools and library☆15Mar 17, 2024Updated 2 years ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆21Jun 20, 2023Updated 3 years ago