eminfedar / fedar-e1-rv32i
View external linksLinks

5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.
24Dec 4, 2022Updated 3 years ago

Alternatives and similar repositories for fedar-e1-rv32i

Users that are interested in fedar-e1-rv32i are comparing it to the libraries listed below

Sorting:

Are these results useful?